Every reference with a DOI in the deposited reference list resolved to a known
work in Crossref or DataCite at the dated check, and none carried a retraction,
withdrawal, or removal notice.
The 30 checked references that resolve
resolves10.1109/TCSI.2019.2940909Theoretical Foundations of Memristor Cellular Nonlinear Networks: Memcomputing With Bistable-Like Memristors
resolves10.1109/TCSI.2020.2978460Theoretical Foundations of Memristor Cellular Nonlinear Networks: A DRM<sub>2</sub>-Based Method to Design Memcomputers With Dynamic Memristors
resolves10.1109/CICC.2014.6946130Mixed-signal stochastic computation demonstrated in an image sensor with integrated 2D edge detection and noise filtering
resolves10.13164/re.2015.0420Semiempirical Modeling of Reset Transitions in Unipolar Resistive-Switching based Memristors
The 8 references without a DOI — listed, not checked
no DOI — not checkedProbabilistic logics and the synthesis of reliable organisms from unreliable components
no DOI — not checkedArea-efficient scaling-free DFT/FFT design using stochastic computing
no DOI — not checkedToral, S., Quero, J., Ortega, J., and Franquelo, L. (1999, January 8–11). Stochastic A/D sigma-delta converter on FPGA. Proceedings of the 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356), Las Cruces, NM, USA.
no DOI — not checkedToral, S., Quero, J., and Franquelo, L. (2000, January 28–31). Stochastic pulse coded arithmetic. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, Switzerland.
no DOI — not checkedAl Chawa, M., Picos, R., Covi, E., Brivio, S., Garcia-Moreno, E., and Spiga, S. (2017, January 8–10). Flux-charge characterizing of reset transition in bipolar resistive-switching memristive devices. Proceedings of the 11th Spanish Conference on Electron Devices, Barcelona, Spain.
no DOI — not checkedA Simple Quasi-Static Compact Model of Bipolar ReRAM Memristive Devices
no DOI — not checkedItoh, M. (2019). Some Interesting Features of Memristor CNN. arXiv.
no DOI — not checkedForencich, A. (2021, June 20). Verilog Implementation of Mersenne Twister PRNG. Available online: https://github.com/alexforencich/verilog-mersenne.
checked 2026-07-23 — re-checked daily as this page is visited;
titles and statuses come from Crossref and DataCite and are not part of the signed record
Both snippets point at the live badge image and link back to this page. The
badge re-renders from the daily check, so an embed never goes stale by more than a day of visits.