On the public citation graph
Dense CMOS implementation of a binary‐programmable cellular neural network
0 signed · 25 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/(sici)1097-007x(199605/06)24:3<341::aid-cta920>3.0.co;2-lopenalex-snapshot
A VLSI-oriented continuous-time CNN model
inferredcites →https://doi.org/10.1002/(sici)1097-007x(199707/08)25:4<235::aid-cta961>3.0.co;2-qopenalex-snapshot
Object-oriented image analysis for very-low-bitrate video-coding systems using the CNN universal machine
inferredcites →https://doi.org/10.1002/cta.191openalex-snapshot
ACE4k: An analog I/O 64×64 visual microprocessor chip with 7‐bit analog accuracy
inferredcites →https://doi.org/10.1023/a:1008188900876openalex-snapshot
A QCIF Resolution Binary I/O CNN-UM Chip
inferredcites →https://doi.org/10.1109/81.915384openalex-snapshot
A new cell output nonlinearity for dense cellular nonlinear network integration
inferredcites →https://doi.org/10.1109/92.532033openalex-snapshot
VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept
inferredcites →https://doi.org/10.1109/ecctd.2005.1522932openalex-snapshot
Robustness improvement in binary cellular non-linear network architectures
inferredcites →https://doi.org/10.1109/ijcnn.2002.1007818openalex-snapshot
An analog array processor hardware realization with multiple new features
inferredcites →https://doi.org/10.1109/iscas.2005.1465492openalex-snapshot
Template Design for Binary-Programmable Cellular Nonlinear Networks
inferredcites →https://doi.org/10.1109/tcsi.2004.827621openalex-snapshot
ACE16k: The Third Generation of Mixed-Signal SIMD-CNN ACE Chips Toward VSoCs
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cta.1850openalex-snapshot
Split and shift methodology on cellular processor arrays: area saving versus time penalty
inferred← citeshttps://doi.org/10.1002/cta.449openalex-snapshot
Global exponential stability for uncertain bidirectional associative memory neural networks with multiple time‐varying delaysviaLMI approach
inferred← citeshttps://doi.org/10.1002/cta.481openalex-snapshot
Single‐layer perceptron and dynamic neuron implementing linearly non‐separable Boolean functions
inferred← citeshttps://doi.org/10.1002/cta.679openalex-snapshot
Asynchronous cellular logic network as a co‐processor for a general‐purpose massively parallel array
inferred← citeshttps://doi.org/10.1016/j.jneumeth.2008.01.002openalex-snapshot
A cellular neural network based method for classification of magnetic resonance images: Towards an automated detection of hippocampal sclerosis
inferred← citeshttps://doi.org/10.1109/cnna.2010.5430299openalex-snapshot
Approximating Euclidean distance transform with simple operations in cellular processor arrays
inferred← citeshttps://doi.org/10.1109/ecctd.2007.4529542openalex-snapshot
Implementation of an asynchronous cellular logic network as a co-processor for a general-purpose massively parallel array
inferred← citeshttps://doi.org/10.1109/ecctd.2007.4529543openalex-snapshot
Verification of Split&Shift techniques for CNN hardware reduction
inferred← citeshttps://doi.org/10.1109/ecctd.2007.4529544openalex-snapshot
Relating Cellular Non-linear Networks to Threshold Logic and Single Instruction Multiple Data computing models
inferred← citeshttps://doi.org/10.1109/iscas.2007.377966openalex-snapshot
Area and Time Efficient Cellular Non-linear Networks
inferred← citeshttps://doi.org/10.1109/iscas.2008.4541737openalex-snapshot
ASPA: Focal Plane digital processor array with asynchronous processing capabilities
inferred← citeshttps://doi.org/10.1109/tcsi.2008.916438openalex-snapshot
Template Design for Cellular Nonlinear Networks With 1-Bit Weights
inferred← citeshttps://doi.org/10.1109/tcsi.2014.2363511openalex-snapshot
Trigger-Wave Asynchronous Cellular Logic Array for Fast Binary Image Processing
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.