On the public citation graph
Verification support for ARINC‐653‐based avionics software
0 signed · 53 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/stvr.228openalex-snapshot
Software model checking: extracting verification models from source code†
inferredcites →https://doi.org/10.1007/1-84628-130-x_10openalex-snapshot
Health Monitoring for Reconfigurable Integrated Control Systems
inferredcites →https://doi.org/10.1007/10703.1572-8102openalex-snapshot
Formal Methods in System Design
inferredcites →https://doi.org/10.1007/11691617_11openalex-snapshot
Abstract Matching for Software Model Checking
inferredcites →https://doi.org/10.1007/3-540-11494-7_22openalex-snapshot
Specification and verification of concurrent systems in CESAR
inferredcites →https://doi.org/10.1007/3-540-45828-x_11openalex-snapshot
Formal Modeling and Analysis of Advanced Scheduling Features in an Avionics RTOS
inferredcites →https://doi.org/10.1007/3-540-56922-7_6openalex-snapshot
Reliable hashing without collision detection
inferredcites →https://doi.org/10.1007/3-540-61042-1_53openalex-snapshot
Extending promela and spin for real time
inferredcites →https://doi.org/10.1007/978-0-387-34878-0_13openalex-snapshot
An Improvement in Formal Verification
inferredcites →https://doi.org/10.1007/978-0-387-34892-6_19openalex-snapshot
An analysis of bitstate hashing
inferredcites →https://doi.org/10.1007/978-0-387-35394-4_26openalex-snapshot
Integrating Real Time Into Spin: A Prototype Implementation
inferredcites →https://doi.org/10.1007/978-1-4612-0931-7openalex-snapshot
The Temporal Logic of Reactive and Concurrent Systems
inferredcites →https://doi.org/10.1007/978-3-540-24732-6_6openalex-snapshot
Model-Driven Software Verification
inferredcites →https://doi.org/10.1007/978-3-540-73370-6_16openalex-snapshot
Model Extraction for ARINC 653 Based Avionics Software
inferredcites →https://doi.org/10.1007/978-3-540-79707-4_9openalex-snapshot
Computing Worst-Case Response Times in Real-Time Avionics Applications
inferredcites →https://doi.org/10.1007/978-3-540-85114-1_22openalex-snapshot
Verifying Multi-threaded C Programs with SPIN
inferredcites →https://doi.org/10.1007/978-3-662-03811-6openalex-snapshot
Principles of Program Analysis
inferredcites →https://doi.org/10.1007/s10009-003-0122-9openalex-snapshot
αSPIN: A tool for abstract model checking
inferredcites →https://doi.org/10.1007/s100090050043openalex-snapshot
Model checking JAVA programs using JAVA PathFinder
inferredcites →https://doi.org/10.1007/s10817-009-9124-yopenalex-snapshot
Model Checking Dynamic Memory Allocation in Operating Systems
inferredcites →https://doi.org/10.1023/a:1011202615884openalex-snapshot
Relaxed Visibility Enhances Partial Order Reduction
inferredcites →https://doi.org/10.1109/dasc.2001.963309openalex-snapshot
A robust high-performance time partitioning algorithm: the digital engine operating system (DEOS) approach
inferredcites →https://doi.org/10.1109/dasc.2007.4391842openalex-snapshot
Transitioning from federated avionics architectures to Integrated Modular Avionics
inferredcites →https://doi.org/10.1109/euromicro.2006.11openalex-snapshot
A Modeling Paradigm for Integrated Modular Avionics Design
inferredcites →https://doi.org/10.1109/tse.2007.70724openalex-snapshot
The Design of a Multicore Extension of the SPIN Model Checker
inferredcites →https://doi.org/10.1145/1081180.1081184openalex-snapshot
Model checking software with well-defined APIs
inferredcites →https://doi.org/10.1145/337180.337364openalex-snapshot
Verification of time partitioning in the DEOS scheduler kernel
inferredcites →https://doi.org/10.1145/5397.5399openalex-snapshot
Automatic verification of finite-state concurrent systems using temporal logic specifications
inferredcites →https://doi.org/10.6100/ir549628openalex-snapshot
Enhancing state space reduction techniques for model checking
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781118459898.ch6openalex-snapshot
Applying Formal Methods to Telecommunication Services with Active Networks
inferred← citeshttps://doi.org/10.1002/cpe.3934openalex-snapshot
SMT‐based context‐bounded model checking for CUDA programs
inferred← citeshttps://doi.org/10.1002/stvr.1632openalex-snapshot
Bounded model checking of C++ programs based on the Qt cross‐platform framework
inferred← citeshttps://doi.org/10.1002/stvr.1901openalex-snapshot
A Comprehensive Formal Specification of ARINC 653 With Conformity Proof
inferred← citeshttps://doi.org/10.1002/stvr.v27.3openalex-snapshot
Bounded model checking of C++ programs based on the Qt cross-platform framework:BMC of C++ Programs based on Qt Cross-Platform Framework
inferred← citeshttps://doi.org/10.1007/978-3-031-31476-6_8openalex-snapshot
The Role of Abstraction in Model Checking
inferred← citeshttps://doi.org/10.1007/978-3-319-32582-8_6openalex-snapshot
ESBMC $$^{QtOM}$$ Q t O M : A Bounded Model Checking Tool to Verify Qt Applications
inferred← citeshttps://doi.org/10.1007/978-3-662-49674-9_50openalex-snapshot
Reasoning About Information Flow Security of Separation Kernels with Channel-Based Communication
inferred← citeshttps://doi.org/10.1007/s10270-013-0342-8openalex-snapshot
Formal synthesis of application and platform behaviors of embedded software systems
inferred← citeshttps://doi.org/10.1016/j.jss.2013.10.056openalex-snapshot
Using SPIN for automated debugging of infinite executions of Java programs
inferred← citeshttps://doi.org/10.1109/compsac.2011.36openalex-snapshot
An AADL-Based Modeling Method for ARINC653-Based Avionics Software
inferred← citeshttps://doi.org/10.1109/dsc53577.2021.00104openalex-snapshot
The Overview of SPIN in Software Model Checking
inferred← citeshttps://doi.org/10.1109/issre.2015.7381821openalex-snapshot
Event-based formalization of safety-critical operating system standards: An experience report on ARINC 653 using Event-B
inferred← citeshttps://doi.org/10.1109/qrs65678.2025.00037openalex-snapshot
Towards Automated and Accurate Understanding of ARINC Standard in Heterogeneous Data Formats
inferred← citeshttps://doi.org/10.1109/tdsc.2017.2672983openalex-snapshot
Refinement-Based Specification and Security Analysis of Separation Kernels
inferred← citeshttps://doi.org/10.1109/tii.2016.2569414openalex-snapshot
Formal Specification and Analysis of Partitioning Operating Systems by Integrating Ontology and Refinement
inferred← citeshttps://doi.org/10.1109/tr.2018.2863744openalex-snapshot
Toward a Unified Executable Formal Automobile OS Kernel and Its Applications
inferred← citeshttps://doi.org/10.1109/tr.2018.2873260openalex-snapshot
DSVerifier-Aided Verification Applied to Attitude Control Software in Unmanned Aerial Vehicles
inferred← citeshttps://doi.org/10.1145/3617183openalex-snapshot
Refinement-based Specification and Analysis of Multi-core ARINC 653 Using Event-B
inferred← citeshttps://doi.org/10.3390/s21134541openalex-snapshot
Static and Dynamic Verification of Space Systems Using Asynchronous Observer Agents
inferred← citeshttps://doi.org/10.4204/eptcs.180.1openalex-snapshot
Using Model Checking to Generate Test Cases for Android Applications
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.