On the public citation graph

System-on-a-Chip Verification: Methodology and Techniques

https://doi.org/10.1007/b116428
0 signed · 149 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/0-306-46995-2_3openalex-snapshot
Block-level Verification
inferredcites →https://doi.org/10.1007/0-306-46995-2_7openalex-snapshot
Static Netlist Verification

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/9780470199114openalex-snapshot
VLSI Circuit Design Methodology Demystified
inferred← citeshttps://doi.org/10.1007/0-306-47651-7_4openalex-snapshot
Function-Architecture Co-Design
inferred← citeshttps://doi.org/10.1007/11562948_13openalex-snapshot
Automatic Test Case Generation with Region-Related Coverage Annotations for Real-Time Systems
inferred← citeshttps://doi.org/10.1007/11678779_1openalex-snapshot
Path-Based System Level Stimuli Generation
inferred← citeshttps://doi.org/10.1007/978-1-4020-2782-6_2openalex-snapshot
Systems on a Chip
inferred← citeshttps://doi.org/10.1007/978-1-4615-0369-9_1openalex-snapshot
The History of the SOC Revolution
inferred← citeshttps://doi.org/10.1007/978-1-4615-0369-9_2openalex-snapshot
SOC Design Methodologies
inferred← citeshttps://doi.org/10.1007/978-3-540-24686-2_16openalex-snapshot
OVL Assertion-Checking of Embedded Software with Dense-Time Semantics
inferred← citeshttps://doi.org/10.1007/978-3-540-39979-7_11openalex-snapshot
Numerical Coverage Estimation for the Symbolic Simulation of Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-3-540-68524-1_17openalex-snapshot
Test Plan Generation for Concurrent Real-Time Systems Based on Zone Coverage Analysis
inferred← citeshttps://doi.org/10.1007/978-3-540-70952-7_10openalex-snapshot
Verifying VHDL Designs with Multiple Clocks in SMV
inferred← citeshttps://doi.org/10.1007/978-3-540-87873-5_19openalex-snapshot
Formal Functional Verification of Device Drivers
inferred← citeshttps://doi.org/10.1007/978-3-642-03351-3_30openalex-snapshot
Formal Verification of Gate-Level Computer Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-16405-7_32openalex-snapshot
Asynchronous Parallel Logic Simulation on Modern Graphics Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-17545-9_12openalex-snapshot
12 Infrastructure Intellectual Property for SoC Simulation and Diagnosis Service
inferred← citeshttps://doi.org/10.1007/978-81-322-0740-5_47openalex-snapshot
Verification Platform for FPGA Based Architecture
inferred← citeshttps://doi.org/10.1007/978-981-10-5547-8_1openalex-snapshot
High Level Verification of I2C Protocol Using System Verilog and UVM
inferred← citeshttps://doi.org/10.1007/b105236openalex-snapshot
Advanced Formal Verification
inferred← citeshttps://doi.org/10.1007/s10617-006-9585-8openalex-snapshot
A SystemC-only design methodology and the CINE-IP multimedia platform
inferred← citeshttps://doi.org/10.1007/s10836-012-5308-1openalex-snapshot
Cohesive Coverage Management: Simulation Meets Formal Methods
inferred← citeshttps://doi.org/10.1007/s10836-025-06167-5openalex-snapshot
Extreme Learning Machine Model For Multi-Fault Diagnosis of Analog Circuits
inferred← citeshttps://doi.org/10.1016/b978-155860925-9/50013-5openalex-snapshot
Bibliography
inferred← citeshttps://doi.org/10.1016/j.microrel.2022.114508openalex-snapshot
A composite SystemC-UVM abstract optimal path selection verification architecture for complex designs
inferred← citeshttps://doi.org/10.1016/j.vlsi.2011.05.004openalex-snapshot
Towards accelerating irregular EDA applications with GPUs
inferred← citeshttps://doi.org/10.1023/b:alog.0000034825.47829.04openalex-snapshot
Synthesis of a Wireless Communication Analog Back-End Based on a Mismatch-Aware Symbolic Approach
inferred← citeshttps://doi.org/10.1049/ip-cdt:20030978openalex-snapshot
Low-power system-on-chip architecture for wireless LANs
inferred← citeshttps://doi.org/10.1049/ip-cdt:20045073openalex-snapshot
System level validation using formal techniques
inferred← citeshttps://doi.org/10.1108/03321641011014779openalex-snapshot
Performance estimation for an EDA tool‐based HW/SW co‐verification environment
inferred← citeshttps://doi.org/10.1109/anss.2005.19openalex-snapshot
Effective Co-Verification of IEEE 802.11a MAC/PHY Combining Emulation and Simulation Technology
inferred← citeshttps://doi.org/10.1109/apccas.2006.342309openalex-snapshot
SoC Design of Speaker Connection System by Efficient Cosimulation
inferred← citeshttps://doi.org/10.1109/asicon.2009.5351202openalex-snapshot
Full coverage location of logic resource faults in A SOC co-verification technology based FPGA functional test environment
inferred← citeshttps://doi.org/10.1109/asicon.2009.5351358openalex-snapshot
Automatic configuration generation for a SOC co-verification technology based FPGA functional test system
inferred← citeshttps://doi.org/10.1109/asicon.2015.7517029openalex-snapshot
An efficient layered ABV methodology for vision system on chip based on heterogeneous parallel processors
inferred← citeshttps://doi.org/10.1109/aspdac.2007.358109openalex-snapshot
Trace Compaction using SAT-based Reachability Analysis
inferred← citeshttps://doi.org/10.1109/aspdac.2007.358111openalex-snapshot
Fixing Design Errors with Counterexamples and Resynthesis
inferred← citeshttps://doi.org/10.1109/aspdac.2011.5722204openalex-snapshot
From RTL to silicon: The case for automated debug
inferred← citeshttps://doi.org/10.1109/ats.2009.28openalex-snapshot
A Post-Silicon Debug Support Using High-Level Design Description
inferred← citeshttps://doi.org/10.1109/cas-ictd.2009.4960748openalex-snapshot
A HW/SW Co-Verification Technique for Field Programmable Gate Array (FPGA) Test
inferred← citeshttps://doi.org/10.1109/cas-ictd.2009.4960771openalex-snapshot
A Stream-Mode Based HW/SW Co-Emulation System for SOC Test and Verification
inferred← citeshttps://doi.org/10.1109/ccaa.2016.7813952openalex-snapshot
Qualification of tied-off signals inSoC verification using mutation analysis
inferred← citeshttps://doi.org/10.1109/ccece.2003.1226353openalex-snapshot
Creating a reusable testbench using cadence's testbuilder and AMBA TVM
inferred← citeshttps://doi.org/10.1109/ccece.2008.4564488openalex-snapshot
Zero skew clock routing for fast clock tree generation
inferred← citeshttps://doi.org/10.1109/cscwd.2008.4537128openalex-snapshot
Integrated ISS and FPGA SoC HW/SW Co-verification Environment Design
inferred← citeshttps://doi.org/10.1109/csie.2009.225openalex-snapshot
Track Down HW Function Faults Using Real SW Invariants
inferred← citeshttps://doi.org/10.1109/csse.2008.1118openalex-snapshot
A SystemC-Based Transaction Level Modeling of On-Chip-Bus
inferred← citeshttps://doi.org/10.1109/date.2003.1253833openalex-snapshot
Verification of a complex SoC; the PRO/sup 3/ case-study
inferred← citeshttps://doi.org/10.1109/date.2005.30openalex-snapshot
A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation
inferred← citeshttps://doi.org/10.1109/date.2011.5763116openalex-snapshot
On multiplexed signal tracing for post-silicon debug
inferred← citeshttps://doi.org/10.1109/ddecs.2016.7482447openalex-snapshot
Verification approach based on emulation technology
inferred← citeshttps://doi.org/10.1109/discover.2016.7806264openalex-snapshot
Analysis and verification of hard tie-off signals of SoC
inferred← citeshttps://doi.org/10.1109/dsd.2007.4341472openalex-snapshot
Functional Verification of RTL Designs driven by Mutation Testing metrics
inferred← citeshttps://doi.org/10.1109/ets.2014.6847797openalex-snapshot
Improving polynomial datapath debugging with HEDs
inferred← citeshttps://doi.org/10.1109/ets.2014.6847833openalex-snapshot
Automatic correction of certain design errors using mutation technique
inferred← citeshttps://doi.org/10.1109/ewdts.2008.5580144openalex-snapshot
Diagnosis of SoC faulty memory cells for embedded repair
inferred← citeshttps://doi.org/10.1109/ewdts.2010.5742112openalex-snapshot
Testing and verification of HDL-models for SoC components
inferred← citeshttps://doi.org/10.1109/fmcad11703.2006openalex-snapshot
2006 Formal Methods in Computer Aided Design
inferred← citeshttps://doi.org/10.1109/fmcad16015.2009openalex-snapshot
2009 Formal Methods in Computer-Aided Design
inferred← citeshttps://doi.org/10.1109/fpt.2004.1393321openalex-snapshot
Hardware/software co-simulation environment for CSoC with soft processors
inferred← citeshttps://doi.org/10.1109/hpcsim.2013.6641448openalex-snapshot
Robust conservative parallel HDL simulation on multi-core CPUs
inferred← citeshttps://doi.org/10.1109/icasic.2001.982487openalex-snapshot
System-on-Chip design
inferred← citeshttps://doi.org/10.1109/icasic.2007.4415772openalex-snapshot
Research of design and verification of fieldbus communication control ASIC FBC100-H1
inferred← citeshttps://doi.org/10.1109/icasic.2007.4415801openalex-snapshot
Hardware/software co-verification scheme for MSTP ASIC
inferred← citeshttps://doi.org/10.1109/iccad.2007.4397272openalex-snapshot
A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test
inferred← citeshttps://doi.org/10.1109/iccad.2008.4681564openalex-snapshot
A succinct memory model for automated design debugging
inferred← citeshttps://doi.org/10.1109/icccas.2009.5250327openalex-snapshot
An improved data communication mechanism for a SOC hardware/software co-emulation environment
inferred← citeshttps://doi.org/10.1109/icccas.2009.5250328openalex-snapshot
Throughput estimation for ModelSim simulator tool based HW/SW co-verification system
inferred← citeshttps://doi.org/10.1109/icccas.2009.5250330openalex-snapshot
A self-defined communication protocol of transport layer in hierarchy transaction - level architecture for SOC verification
inferred← citeshttps://doi.org/10.1109/iccd.2006.4380861openalex-snapshot
Patching Processor Design Errors
inferred← citeshttps://doi.org/10.1109/iccet.2010.5485235openalex-snapshot
Functional verification of external memory interface IP core based on restricted random testbench
inferred← citeshttps://doi.org/10.1109/iceice.2011.5777509openalex-snapshot
Physical design of YAK SoC by using an efficient clock tree synthesis method
inferred← citeshttps://doi.org/10.1109/icet.2016.7813256openalex-snapshot
VerTGen: An automatic verilog testbench generator for generic circuits
inferred← citeshttps://doi.org/10.1109/icicct.2017.7975244openalex-snapshot
Extensions of open core protocol and their high level verification using system verilog and UVM
inferred← citeshttps://doi.org/10.1109/icicct.2017.7975245openalex-snapshot
I2C protocol and its clock stretching verification using system verilog and UVM
inferred← citeshttps://doi.org/10.1109/icm.2004.1434581openalex-snapshot
Mixing linguistic and formal techniques for high-level requirements engineering
inferred← citeshttps://doi.org/10.1109/icma.2007.4304043openalex-snapshot
Application of the Magnetic Encoder in Actuator Servo System
inferred← citeshttps://doi.org/10.1109/icons.2007.45openalex-snapshot
Scheduling of Transactions under Resource Constraint Based on Extended Preemptive Time Petri Nets for SoC System-Level Test-Case Generation
inferred← citeshttps://doi.org/10.1109/icsict.2004.1435245openalex-snapshot
A proposed strategy for testing and verification of complex chip
inferred← citeshttps://doi.org/10.1109/icstm.2015.7225449openalex-snapshot
Efficient bus arbitration protocol for SoC design
inferred← citeshttps://doi.org/10.1109/iscas.2003.1206196openalex-snapshot
Analog IP design flow for SoC applications
inferred← citeshttps://doi.org/10.1109/iscas.2013.6572197openalex-snapshot
Feasible transition path generation for EFSM-based system testing
inferred← citeshttps://doi.org/10.1109/isia51297.2020.9416544openalex-snapshot
Formalization and Refinement Proof for Embedded Systems
inferred← citeshttps://doi.org/10.1109/isqed.2004.1283676openalex-snapshot
Functional vector generation for combinational circuits based on data path coverage metric and mixed integer linear programming
inferred← citeshttps://doi.org/10.1109/isvdat.2015.7208052openalex-snapshot
Case study: Re-visiting SoC verification challenges and best practices
inferred← citeshttps://doi.org/10.1109/iwrsp.2004.1311087openalex-snapshot
Towards formal verification on the system level
inferred← citeshttps://doi.org/10.1109/iwsoc.2004.29openalex-snapshot
Consistency validation of high-level requirements
inferred← citeshttps://doi.org/10.1109/jproc.2006.873611openalex-snapshot
System-on-Chip: Reuse and Integration
inferred← citeshttps://doi.org/10.1109/micro.2008.4771799openalex-snapshot
Verification of chip multiprocessor memory systems using a relaxed scoreboard
inferred← citeshttps://doi.org/10.1109/mixdes.2006.1706648openalex-snapshot
Partial Analysis For Functional Testing Of Digital IP-cores
inferred← citeshttps://doi.org/10.1109/mse.2011.5937087openalex-snapshot
Introducing hardware emulation in the ECE curriculum
inferred← citeshttps://doi.org/10.1109/mtv.2008.11openalex-snapshot
Hierarchy Communication Channel in Transaction-Level Hardware/Software Co-emulation System
inferred← citeshttps://doi.org/10.1109/mwscas.2009.5235932openalex-snapshot
Optimal trace compaction with property preservation
inferred← citeshttps://doi.org/10.1109/rme.2005.1543042openalex-snapshot
Algorithm for the automatic verification of complex mixed-signal ICS regarding ESD-stress
inferred← citeshttps://doi.org/10.1109/rsp.2004.43openalex-snapshot
Towards formal verification on the system level
inferred← citeshttps://doi.org/10.1109/rsp.2008.15openalex-snapshot
A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping
inferred← citeshttps://doi.org/10.1109/rsp.2013.6683961openalex-snapshot
Embedded system verification through constraint-based scheduling
inferred← citeshttps://doi.org/10.1109/rteict42901.2018.9012590openalex-snapshot
Aerospace Compliant Test Bench to Verify Critical Aerospace Functionalities
inferred← citeshttps://doi.org/10.1109/scored53546.2021.9652717openalex-snapshot
An Automatic VHDL Testbench Generator for Medium Complexity Design
inferred← citeshttps://doi.org/10.1109/sibircon.2010.5555318openalex-snapshot
SOC verification infrastructure
inferred← citeshttps://doi.org/10.1109/sm2acd.2010.5672359openalex-snapshot
SoC design verification infrastructure
inferred← citeshttps://doi.org/10.1109/socc.2008.4641486openalex-snapshot
A systematic approach to synthesis of verification test-suites for modular SoC designs
inferred← citeshttps://doi.org/10.1109/socdc.2008.4815695openalex-snapshot
Design of voice guiding system using serial connection technique of speakers
inferred← citeshttps://doi.org/10.1109/tc.2014.2329687openalex-snapshot
A Scalable Formal Debugging Approach with Auto-Correction Capability based on Static Slicing and Dynamic Ranking for RTL Datapath Designs
inferred← citeshttps://doi.org/10.1109/tcad.2005.859501openalex-snapshot
PrePack: Predictive Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation
inferred← citeshttps://doi.org/10.1109/tcad.2006.882511openalex-snapshot
Simulation-Based Bug Trace Minimization With BMC-Based Refinement
inferred← citeshttps://doi.org/10.1109/tcad.2009.2020716openalex-snapshot
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation
inferred← citeshttps://doi.org/10.1109/tcad.2010.2061270openalex-snapshot
Automated Design Debugging With Maximum Satisfiability
inferred← citeshttps://doi.org/10.1109/tcad.2013.2267453openalex-snapshot
Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays
inferred← citeshttps://doi.org/10.1109/tcad.2018.2812123openalex-snapshot
Incremental SAT-Based Accurate Auto-Correction of Sequential Circuits Through Automatic Test Pattern Generation
inferred← citeshttps://doi.org/10.1109/tce.2005.1468008openalex-snapshot
A serial connection technique of speakers for multi-channel audio systems
inferred← citeshttps://doi.org/10.1109/test.2003.1270854openalex-snapshot
Statistical diagnosis for intermittent scan chain hold-time fault
inferred← citeshttps://doi.org/10.1109/vdat.2005.1500060openalex-snapshot
A TLM platform for system-on-chip simulation and verification
inferred← citeshttps://doi.org/10.1109/vlsisoc.2009.6041357openalex-snapshot
IVM: An interoperable verification methodology for iterative and incremental digital system design
inferred← citeshttps://doi.org/10.1109/wcica.2006.1714269openalex-snapshot
The Use of UML Sequence Diagram for System-on-Chip System Level Transaction-based Functional Verification
inferred← citeshttps://doi.org/10.1117/12.498618openalex-snapshot
VESTA: a system-level verification environment based on C++
inferred← citeshttps://doi.org/10.1142/s0218126610006785openalex-snapshot
APPLICATION OF MIXED INTEGER LINEAR PROGRAMMING IN THE GENERATION OF VECTORS WITH MAXIMUM DATAPATH COVERAGE FOR COMBINATIONAL LOGIC CIRCUITS
inferred← citeshttps://doi.org/10.1145/1016568.1016592openalex-snapshot
An automatic testbench generation tool for a SystemC functional verification methodology
inferred← citeshttps://doi.org/10.1145/1278480.1278700openalex-snapshot
Intelligent interleaving of scenarios
inferred← citeshttps://doi.org/10.1145/1531542.1531621openalex-snapshot
Spatial and temporal design debug using partial MaxSAT
inferred← citeshttps://doi.org/10.1145/1629911.1630079openalex-snapshot
Debugging strategies for mere mortals
inferred← citeshttps://doi.org/10.1145/1837274.1837467openalex-snapshot
Distributed time, conservative parallel logic simulation on GPUs
inferred← citeshttps://doi.org/10.1145/1878961.1879007openalex-snapshot
FEMU
inferred← citeshttps://doi.org/10.1145/1970353.1970362openalex-snapshot
Massively Parallel Logic Simulation with GPUs
inferred← citeshttps://doi.org/10.1145/775832.776002openalex-snapshot
Using embedded infrastructure IP for SOC post-silicon verification
inferred← citeshttps://doi.org/10.14257/ijca.2014.7.2.20openalex-snapshot
A Specified Coverage Analysis Method Used For Comparison Logic
inferred← citeshttps://doi.org/10.17771/pucrio.acad.65192openalex-snapshot
ARTIIMOR: SERVIÇO DE ALTA DISPONIBILIDADE, CONFIABILIDADE E TRANSPARÊNCIA PARA REGISTROS IMUTÁVEIS E IRREVOGÁVEIS DE DADOS DE MOBILIDADE
inferred← citeshttps://doi.org/10.21608/iceeng.2008.34322openalex-snapshot
Zero skew clock routing for fast clock tree generation
inferred← citeshttps://doi.org/10.3233/sat190050openalex-snapshot
Improved SAT-based Reachability Analysis with Observability Don’t Cares
inferred← citeshttps://doi.org/10.3745/kipsta.2012.19a.3.113openalex-snapshot
Simulation Method based on Design Checkpoint for Efficient Debugging
inferred← citeshttps://doi.org/10.3745/ktccs.2014.3.3.73openalex-snapshot
A Practical Approach to Incremental Event-driven HDL Simulation
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amm.263-266.53openalex-snapshot
The Design of Controller in AVS Video Decoder Chip Based on Openrisc
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amr.462.802openalex-snapshot
Design of a LCM101 Liquid Crystal Display Interface Circuit Based on FPGA
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amr.651.807openalex-snapshot
FPGA Verification for the OR1200 Subsystem in AVS-SoC
inferred← citeshttps://doi.org/10.4218/etrij.03.0303.0008openalex-snapshot
AE32000B: a Fully Synthesizable 32-Bit Embedded Microprocessor Core
inferred← citeshttps://doi.org/10.4271/2014-01-0240openalex-snapshot
FPGA-Based Development for Sophisticated Automotive Embedded Safety Critical System
inferred← citeshttps://doi.org/10.47893/ijess.2014.1184openalex-snapshot
FUNCTIONAL VERIFICATION OF SECURE DIGITAL HOST CONTROLLER
inferred← citeshttps://doi.org/10.5120/ijca2017915259openalex-snapshot
SoC Memory Management for Reducing Fault Problem from Reserved Memory Components
inferred← citeshttps://doi.org/10.5555/1015090.1015167openalex-snapshot
On compliance test of on-chip bus for SOC
inferred← citeshttps://doi.org/10.5555/1129601.1129748openalex-snapshot
Simulation-based bug trace minimization with BMC-based refinement
inferred← citeshttps://doi.org/10.5555/1266366.1266621openalex-snapshot
Abstraction and refinement techniques in automated design debugging
inferred← citeshttps://doi.org/10.5555/1326073.1326122openalex-snapshot
A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test
inferred← citeshttps://doi.org/10.5555/1509456.1509496openalex-snapshot
A succinct memory model for automated design debugging
inferred← citeshttps://doi.org/10.5555/1898699.1898851openalex-snapshot
Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution
inferred← citeshttps://doi.org/10.5555/1950815.1950884openalex-snapshot
From RTL to silicon: the case for automated debug
inferred← citeshttps://doi.org/10.5555/2132325.2132477openalex-snapshot
Accelerating RTL simulation with GPUs
inferred← citeshttps://doi.org/10.5755/j02.eie.10308openalex-snapshot
Embedded Method of SoC Diagnosis
inferred← citeshttps://doi.org/10.5755/j02.eie.10507openalex-snapshot
Embedded Method of Soc Memory Repairing
inferred← citeshttps://doi.org/10.7567/jjap.56.04cf15openalex-snapshot
Property-driven functional verification technique for high-speed vision system-on-chip processor
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.