On the public citation graph

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

0 signed · 74 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/0-306-47666-5_9openalex-snapshot

User-Defined Primitives

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/9780470199114openalex-snapshot

VLSI Circuit Design Methodology Demystified

inferred← citeshttps://doi.org/10.1002/9781118146538.refsopenalex-snapshot

References

inferred← citeshttps://doi.org/10.1002/9781118309728.refsopenalex-snapshot

References

inferred← citeshttps://doi.org/10.1002/cae.20252openalex-snapshot

ASIC verification: Integrating formal verification with HDL‐based courses

inferred← citeshttps://doi.org/10.1007/0-306-47651-7_4openalex-snapshot

Function-Architecture Co-Design

inferred← citeshttps://doi.org/10.1007/11562948_13openalex-snapshot

Automatic Test Case Generation with Region-Related Coverage Annotations for Real-Time Systems

inferred← citeshttps://doi.org/10.1007/11817949_3openalex-snapshot

Sanity Checks in Formal Verification

inferred← citeshttps://doi.org/10.1007/11940197_11openalex-snapshot

Deterministic Dynamic Monitors for Linear-Time Assertions

inferred← citeshttps://doi.org/10.1007/3-540-45988-x_16openalex-snapshot

PROSPER An Investigation into Software Architecture for Embedded Proof Engines

inferred← citeshttps://doi.org/10.1007/978-1-4757-6674-5_16openalex-snapshot

Assertions Targeting A Diverse Set of Verification Tools

inferred← citeshttps://doi.org/10.1007/978-3-030-66494-7_5openalex-snapshot

Gaining Confidence in the Trustworthiness of Robotic and Autonomous Systems

inferred← citeshttps://doi.org/10.1007/978-3-319-03077-7_16openalex-snapshot

Attention-Based Coverage Metrics

inferred← citeshttps://doi.org/10.1007/978-3-540-24686-2_16openalex-snapshot

OVL Assertion-Checking of Embedded Software with Dense-Time Semantics

inferred← citeshttps://doi.org/10.1007/978-3-540-24686-2_37openalex-snapshot

Symbolic Simulation of Real-Time Concurrent Systems

inferred← citeshttps://doi.org/10.1007/978-3-540-39724-3_11openalex-snapshot

Coverage Metrics for Formal Verification

inferred← citeshttps://doi.org/10.1007/978-3-540-39979-7_11openalex-snapshot

Numerical Coverage Estimation for the Symbolic Simulation of Real-Time Systems

inferred← citeshttps://doi.org/10.1007/978-3-540-68524-1_17openalex-snapshot

Test Plan Generation for Concurrent Real-Time Systems Based on Zone Coverage Analysis

inferred← citeshttps://doi.org/10.1007/978-3-540-77966-7_1openalex-snapshot

Simulation vs. Formal: Absorb What Is Useful; Reject What Is Useless

inferred← citeshttps://doi.org/10.1007/978-3-540-79124-9_2openalex-snapshot

Vacuity in Testing

inferred← citeshttps://doi.org/10.1007/978-3-642-31006-5_45openalex-snapshot

A New Industrial Protocol – EIP and Its Application

inferred← citeshttps://doi.org/10.1007/978-3-662-46681-0_25openalex-snapshot

On Parallel Scalable Uniform SAT Witness Generation

inferred← citeshttps://doi.org/10.1007/978-90-481-3631-5_4openalex-snapshot

Block-Level Verification

inferred← citeshttps://doi.org/10.1007/b105236openalex-snapshot

Advanced Formal Verification

inferred← citeshttps://doi.org/10.1007/s10009-004-0175-4openalex-snapshot

Coverage metrics for formal verification

inferred← citeshttps://doi.org/10.1007/s10836-010-5148-9openalex-snapshot

Defining and Providing Coverage for Assertion-Based Dynamic Verification

inferred← citeshttps://doi.org/10.1007/s11277-012-0786-0openalex-snapshot

FPGA Synthesis of VHDL OFDM System

inferred← citeshttps://doi.org/10.1016/b978-0-12-800727-3.00005-8openalex-snapshot

Effective FPV for design exercise

inferred← citeshttps://doi.org/10.1016/b978-075067617-5/50010-9openalex-snapshot

Addition Reading

inferred← citeshttps://doi.org/10.1016/b978-155860925-9/50013-5openalex-snapshot

Bibliography

inferred← citeshttps://doi.org/10.1016/j.scico.2004.03.008openalex-snapshot

Automatic validation of code-improving transformations on low-level program representations

inferred← citeshttps://doi.org/10.1023/a:1012223614418openalex-snapshot

RTL-Based Functional Test Generation for High Defects Coverage in Digital Systems

inferred← citeshttps://doi.org/10.1049/ip-cdt:20045073openalex-snapshot

System level validation using formal techniques

inferred← citeshttps://doi.org/10.1109/54.936244openalex-snapshot

Applied Boolean equivalence verification and RTL static sign-off

inferred← citeshttps://doi.org/10.1109/54.936248openalex-snapshot

Optimizing multiple EDA tools within the ASIC design flow

inferred← citeshttps://doi.org/10.1109/asicon.2015.7517029openalex-snapshot

An efficient layered ABV methodology for vision system on chip based on heterogeneous parallel processors

inferred← citeshttps://doi.org/10.1109/aspdac.2005.1466183openalex-snapshot

Tightly integrate dynamic verification with formal verification: a GSTE based approach

inferred← citeshttps://doi.org/10.1109/dac.2003.1219137openalex-snapshot

Design of a 17-million gate network processor using a design factory

inferred← citeshttps://doi.org/10.1109/ddecs.2008.4538785openalex-snapshot

Ad-Hoc Translations to Close Verilog Semantics Gap

inferred← citeshttps://doi.org/10.1109/dsd.2002.1115393openalex-snapshot

Use of HDL code checkers to support the IP entrance check - a requirement analysis

inferred← citeshttps://doi.org/10.1109/dsn.2006.19openalex-snapshot

CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging

inferred← citeshttps://doi.org/10.1109/etw.2000.873785openalex-snapshot

RTL-based functional test generation for high defects coverage in digital SOCs

inferred← citeshttps://doi.org/10.1109/famcad.2007.19openalex-snapshot

Cross-Entropy Based Testing

inferred← citeshttps://doi.org/10.1109/hldvt.2002.1224437openalex-snapshot

Accelerated verification of RTL assertions based on satisfiability solvers

inferred← citeshttps://doi.org/10.1109/hldvt.2003.1252472openalex-snapshot

Refactoring digital hardware designs with assertion libraries

inferred← citeshttps://doi.org/10.1109/iccad.2003.159685openalex-snapshot

Efficient generation of monitor circuits for GSTE assertion graphs

inferred← citeshttps://doi.org/10.1109/iccd.2004.1347955openalex-snapshot

Generating monitor circuits for simulation-friendly GSTE assertion graphs

inferred← citeshttps://doi.org/10.1109/icpet.2019.00021openalex-snapshot

Design and Implementation of FBMC/OQAM Transceiver for 5G Wireless Communication System

inferred← citeshttps://doi.org/10.1109/ipdps.2004.1303138openalex-snapshot

Functional programming for reconfigurable computing

inferred← citeshttps://doi.org/10.1109/iwrsp.2004.1311087openalex-snapshot

Towards formal verification on the system level

inferred← citeshttps://doi.org/10.1109/jproc.2004.831197openalex-snapshot

Formal verification of timed systems: a survey and perspective

inferred← citeshttps://doi.org/10.1109/jproc.2006.873611openalex-snapshot

System-on-Chip: Reuse and Integration

inferred← citeshttps://doi.org/10.1109/latw.2011.5985893openalex-snapshot

Evaluating coverage collection using the VEasy functional verification tool suite

inferred← citeshttps://doi.org/10.1109/mdat.2020.3013727openalex-snapshot

Hunting Security Bugs in SoC Designs: Lessons Learned

inferred← citeshttps://doi.org/10.1109/mdt.2004.87openalex-snapshot

Enhanced equivalence checking: toward a solidarity of functional verification and manufacturing test generation

inferred← citeshttps://doi.org/10.1109/memcod.2014.6961855openalex-snapshot

From visual to logical formalisms for SoC validation

inferred← citeshttps://doi.org/10.1109/mse.2011.5937102openalex-snapshot

VEasy: A tool suite for teaching VLSI functional verification

inferred← citeshttps://doi.org/10.1109/mwscas.2005.1594051openalex-snapshot

A functional verification environment

inferred← citeshttps://doi.org/10.1109/rsp.2004.43openalex-snapshot

Towards formal verification on the system level

inferred← citeshttps://doi.org/10.1109/rsp.2007.36openalex-snapshot

Structured Approach to Property Specification and Verification of HW IP

inferred← citeshttps://doi.org/10.1109/tcad.2011.2180382openalex-snapshot

Computing Mutation Coverage in Interpolation-Based Model Checking

inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2781423openalex-snapshot

LMDet: A “Naturalness” Statistical Method for Hardware Trojan Detection

inferred← citeshttps://doi.org/10.1109/vlsisoc.2006.313244openalex-snapshot

Technical Documentation of Software and Hardware in Embedded Systems

inferred← citeshttps://doi.org/10.1145/1120725.1120860openalex-snapshot

Tightly integrate dynamic verification with formal verification

inferred← citeshttps://doi.org/10.1145/1837274.1837320openalex-snapshot

Coverage in interpolation-based model checking

inferred← citeshttps://doi.org/10.1145/2593069.2593097openalex-snapshot

Balancing Scalability and Uniformity in SAT Witness Generator

inferred← citeshttps://doi.org/10.1145/3400302.3415707openalex-snapshot

On uniformly sampling traces of a transition system

inferred← citeshttps://doi.org/10.1145/513918.513952openalex-snapshot

High-Level specification and automatic generation of IP interface monitors

inferred← citeshttps://doi.org/10.1145/775832.776045openalex-snapshot

Design of a 17-million gate network processor using a design factory

inferred← citeshttps://doi.org/10.1631/jzus.2004.1102openalex-snapshot

A front-end automation tool supporting design, verification and reuse of SOC

inferred← citeshttps://doi.org/10.3233/emc-2005-00004openalex-snapshot

Symbolic simulation of industrial real-time and embedded systems-experiments with the bluetooth baseband communication protocol

inferred← citeshttps://doi.org/10.3929/ethz-a-006397251openalex-snapshot

Coverage, Vacuity, and Interpolation in Model Checking

inferred← citeshttps://doi.org/10.4304/jcp.7.11.2641-2649openalex-snapshot

Verification Components Reuse

inferred← citeshttps://doi.org/10.5555/996070.1009884openalex-snapshot

Efficient Generation of Monitor Circuits for GSTE Assertion Graphs

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.