On the public citation graph
The uniform memory hierarchy model of computation
0 signed · 178 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4684-2001-2openalex-snapshot
Complexity of Computer Computations
inferredcites →https://doi.org/10.1007/978-1-4684-2001-2_10openalex-snapshot
Permuting Information in Idealized Two-Level Storage
inferredcites →https://doi.org/10.1007/bf00129835openalex-snapshot
Using local memory to boost the performance of FFT algorithms on the CRAY-2 supercomputer
inferredcites →https://doi.org/10.1007/bf00162341openalex-snapshot
FFTs in external or hierarchical memory
inferredcites →https://doi.org/10.1007/bf01185208openalex-snapshot
Algorithms for parallel memory, II: Hierarchical multilevel memories
inferredcites →https://doi.org/10.1109/sfcs.1987.31openalex-snapshot
Hierarchical memory with block transfer
inferredcites →https://doi.org/10.1109/visual.1990.146371openalex-snapshot
Visualizing computer memory architectures
inferredcites →https://doi.org/10.1137/1.9781611970999openalex-snapshot
Computational Frameworks for the Fast Fourier Transform
inferredcites →https://doi.org/10.1145/17356.17399openalex-snapshot
Software-controlled caches in the VMP multiprocessor
inferredcites →https://doi.org/10.1145/24039.24041openalex-snapshot
The program dependence graph and its use in optimization
inferredcites →https://doi.org/10.1145/362875.362879openalex-snapshot
Organizing matrices and matrix operations for paged memory systems
inferredcites →https://doi.org/10.1145/3749740.3749753openalex-snapshot
A Bridging Model for Parallel Computation
inferredcites →https://doi.org/10.1145/48529.48535openalex-snapshot
The input/output complexity of sorting and related problems
inferredcites →https://doi.org/10.1145/73007.73028openalex-snapshot
Tradeoffs between communication and space
inferredcites →https://doi.org/10.1145/76263.76287openalex-snapshot
Vector and parallel algorithms for Cholesky factorization on IBM 3090
inferredcites →https://doi.org/10.1145/7902.7904openalex-snapshot
Advanced compiler optimizations for supercomputers
inferredcites →https://doi.org/10.1146/annurev.cs.01.060186.001445openalex-snapshot
Type Architectures, Shared Memory, and the Corollary of Modest Potential
inferredcites →https://doi.org/10.1177/109434208800200103openalex-snapshot
Impact of Hierarchical Memory Systems On Linear Algebra Algorithm Design
inferredcites →https://doi.org/10.21236/ada221699openalex-snapshot
Software-Controlled Caches in the VMP Multiprocessor
inferredcites →https://doi.org/10.2307/2008642openalex-snapshot
The Characteristics of Parallel Algorithms.
inferredcites →https://doi.org/10.5555/949531.949548openalex-snapshot
Visualizing computer memory architectures
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.1018openalex-snapshot
Is Morton layout competitive for large two‐dimensional arrays yet?
inferred← citeshttps://doi.org/10.1002/cpe.3276openalex-snapshot
Memory aware load balance strategy on a parallel branch‐and‐bound application
inferred← citeshttps://doi.org/10.1006/jagm.1998.0985openalex-snapshot
The Influence of Caches on the Performance of Sorting
inferred← citeshttps://doi.org/10.1006/jpdc.2000.1678openalex-snapshot
Prefix Computations on Symmetric Multiprocessors
inferred← citeshttps://doi.org/10.1007/10704054_3openalex-snapshot
Improving Cache Utilization of Linear Relaxation Methods: Theory and Practice
inferred← citeshttps://doi.org/10.1007/11602569_41openalex-snapshot
The Potential of On-Chip Multiprocessing for QCD Machines
inferred← citeshttps://doi.org/10.1007/11945918_8openalex-snapshot
Algorithmic Ramifications of Prefetching in Memory Hierarchy
inferred← citeshttps://doi.org/10.1007/3-540-44688-5_11openalex-snapshot
Using PRAM Algorithms on a Uniform-Memory-Access Shared-Memory Architecture
inferred← citeshttps://doi.org/10.1007/3-540-44688-5_3openalex-snapshot
Fractal Matrix Multiplication: A Case Study on Portability of Cache Performance
inferred← citeshttps://doi.org/10.1007/3-540-44691-5_5openalex-snapshot
Efficient Sorting Using Registers and Caches
inferred← citeshttps://doi.org/10.1007/3-540-44985-x_36openalex-snapshot
A Blocked All-Pairs Shortest-Paths Algorithm
inferred← citeshttps://doi.org/10.1007/3-540-48224-5_11openalex-snapshot
A Characterization of Temporal Locality and Its Portability across Memory Hierarchies
inferred← citeshttps://doi.org/10.1007/3-540-48518-x_3openalex-snapshot
Designing Practical Efficient Algorithms for Symmetric Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-1-4613-1401-1_2openalex-snapshot
An Introduction to Parallel I/O Models and Algorithms
inferred← citeshttps://doi.org/10.1007/978-1-4615-0005-6_10openalex-snapshot
External Memory Algorithms
inferred← citeshttps://doi.org/10.1007/978-3-031-22105-7_18openalex-snapshot
Turing Machines with Two-Level Memory: A Deep Look into the Input/Output Complexity
inferred← citeshttps://doi.org/10.1007/978-3-031-42478-6_1openalex-snapshot
Emerging Technologies for Memory-Centric Computing
inferred← citeshttps://doi.org/10.1007/978-3-032-35412-9_16openalex-snapshot
Graeffe-Based Attacks on Poseidon and NTT Lower Bounds
inferred← citeshttps://doi.org/10.1007/978-3-540-24644-2_16openalex-snapshot
Improving the Performance of Morton Layout by Array Alignment and Loop Unrolling
inferred← citeshttps://doi.org/10.1007/978-3-540-27810-8_2openalex-snapshot
Cache-Oblivious Algorithms and Data Structures
inferred← citeshttps://doi.org/10.1007/978-3-540-87744-8_2openalex-snapshot
A Bridging Model for Multi-core Computing
inferred← citeshttps://doi.org/10.1007/978-3-642-02011-7_9openalex-snapshot
psort, Yet Another Fast Stable Sorting Software
inferred← citeshttps://doi.org/10.1007/978-3-642-02270-8_1openalex-snapshot
Study on Parallel Computing
inferred← citeshttps://doi.org/10.1007/978-3-642-15291-7_29openalex-snapshot
Optimized Dense Matrix Multiplication on a Many-Core Architecture
inferred← citeshttps://doi.org/10.1007/978-3-642-40104-6_36openalex-snapshot
Tight Bounds for Low Dimensional Star Stencils in the External Memory Model
inferred← citeshttps://doi.org/10.1007/bf01185208openalex-snapshot
Algorithms for parallel memory, II: Hierarchical multilevel memories
inferred← citeshttps://doi.org/10.1007/bfb0024764openalex-snapshot
Accurate performance prediction for massively parallel systems and its applications
inferred← citeshttps://doi.org/10.1007/s00224-001-0002-1openalex-snapshot
Blocking in Parallel Multisearch Problems
inferred← citeshttps://doi.org/10.1007/s00453-002-1009-yopenalex-snapshot
Efficient External Memory Algorithms by Simulating Coarse-Grained Parallel Algorithms
inferred← citeshttps://doi.org/10.1007/s00453-010-9394-0openalex-snapshot
The Cost of Cache-Oblivious Searching
inferred← citeshttps://doi.org/10.1007/s10878-025-01297-0openalex-snapshot
Hardness and algorithms for several new optimization problems on the weighted massively parallel computation model
inferred← citeshttps://doi.org/10.1007/s11227-007-0170-0openalex-snapshot
Combating I-O bottleneck using prefetching: model, algorithms, and ramifications
inferred← citeshttps://doi.org/10.1007/s11227-013-1018-4openalex-snapshot
Measurement of the latency parameters of the Multi-BSP model: a multicore benchmarking approach
inferred← citeshttps://doi.org/10.1007/s11390-006-0665-9openalex-snapshot
Study on Parallel Computing
inferred← citeshttps://doi.org/10.1007/s11432-021-3327-7openalex-snapshot
In-memory computing with emerging nonvolatile memory devices
inferred← citeshttps://doi.org/10.1007/s11704-007-0016-1openalex-snapshot
Models of parallel computation: a survey and classification
inferred← citeshttps://doi.org/10.1007/s11704-008-0001-3openalex-snapshot
Basic research in computer science and software engineering at SKLCS
inferred← citeshttps://doi.org/10.1016/0304-3975(94)90163-5openalex-snapshot
Methods for message routing in parallel machines
inferred← citeshttps://doi.org/10.1016/j.asoc.2025.114287openalex-snapshot
DPAA: A robust and adaptive auction-based algorithm for position-dependent resource allocation
inferred← citeshttps://doi.org/10.1016/j.future.2013.06.020openalex-snapshot
A memory access model for highly-threaded many-core architectures
inferred← citeshttps://doi.org/10.1016/j.future.2017.02.007openalex-snapshot
Analysis of classic algorithms on highly-threaded many-core architectures
inferred← citeshttps://doi.org/10.1016/j.jalgor.2004.04.014openalex-snapshot
A locality-preserving cache-oblivious dynamic dictionary
inferred← citeshttps://doi.org/10.1016/j.jcss.2010.06.012openalex-snapshot
A bridging model for multi-core computing
inferred← citeshttps://doi.org/10.1016/j.jpdc.2005.06.008openalex-snapshot
Translating submachine locality into locality of reference
inferred← citeshttps://doi.org/10.1016/j.parco.2015.12.006openalex-snapshot
Global communication schemes for the numerical solution of high-dimensional PDEs
inferred← citeshttps://doi.org/10.1016/j.tcs.2008.04.036openalex-snapshot
On the limits of cache-oblivious rational permutations
inferred← citeshttps://doi.org/10.1016/j.tcs.2023.114347openalex-snapshot
Turing machines with two-level memory: New computational models for analyzing the input/output complexity
inferred← citeshttps://doi.org/10.1016/j.xcrp.2025.102915openalex-snapshot
Bridging machine learning and neuroscience with a silicon nanosheet neuromorphic device
inferred← citeshttps://doi.org/10.1016/s0020-0190(98)00062-3openalex-snapshot
The Latency-of-Data-Access model for analyzing parallel computation
inferred← citeshttps://doi.org/10.1016/s0020-0190(98)00063-5openalex-snapshot
The economics of large-memory computations
inferred← citeshttps://doi.org/10.1016/s0165-1684(97)00041-8openalex-snapshot
Optimal cache usage for separable image processing algorithms on general purpose workstations
inferred← citeshttps://doi.org/10.1016/s0167-739x(98)00035-1openalex-snapshot
Arranging statements and data of program instances for locality
inferred← citeshttps://doi.org/10.1021/acsnano.3c01198openalex-snapshot
Van der Waals Ferroelectric Semiconductor Field Effect Transistor for In-Memory Computing
inferred← citeshttps://doi.org/10.1021/acsnano.6c02066openalex-snapshot
Energy- and Area-Efficient Ionic-Switch Activation Neuron for Monolithic 3D Neural Network Architectures
inferred← citeshttps://doi.org/10.1080/10637199608915543openalex-snapshot
MODELS AND RESOURCE METRICS FOR PARALLEL AND DISTRIBUTED COMPUTATION∗
inferred← citeshttps://doi.org/10.1109/access.2022.3201107openalex-snapshot
High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks
inferred← citeshttps://doi.org/10.1109/acsd.2006.14openalex-snapshot
Models of Computation for Networks on Chip
inferred← citeshttps://doi.org/10.1109/auteee60196.2023.10407189openalex-snapshot
Top-k query optimization on the hierarchical memory structure
inferred← citeshttps://doi.org/10.1109/cse.2010.40openalex-snapshot
LogGPH: A Parallel Computational Model with Hierarchical Communication Awareness
inferred← citeshttps://doi.org/10.1109/empdp.2001.905011openalex-snapshot
A hierarchical computation model for distributed shared-memory machines
inferred← citeshttps://doi.org/10.1109/hipc.2013.6799134openalex-snapshot
A dynamic schema to increase performance in many-core architectures through percolation operations
inferred← citeshttps://doi.org/10.1109/hpca.1999.744320openalex-snapshot
Memory hierarchy considerations for fast transpose and bit-reversals
inferred← citeshttps://doi.org/10.1109/hpca.2000.824350openalex-snapshot
Cache-efficient matrix transposition
inferred← citeshttps://doi.org/10.1109/hpcc.2010.22openalex-snapshot
K-Model: A New Computational Model for Stream Processors
inferred← citeshttps://doi.org/10.1109/icapp.1997.651524openalex-snapshot
The economics of large-memory computations
inferred← citeshttps://doi.org/10.1109/icde.1996.492115openalex-snapshot
Parallel pointer-based join algorithms in memory mapped environments
inferred← citeshttps://doi.org/10.1109/icime.2010.5477838openalex-snapshot
A model of parallel computation based on Cluster of Workstation(COW)
inferred← citeshttps://doi.org/10.1109/icpads.2012.54openalex-snapshot
A Memory Access Model for Highly-threaded Many-core Architectures
inferred← citeshttps://doi.org/10.1109/ipdps.2005.85openalex-snapshot
An Address Dependence Model of Computation for Hierarchical Memories with Pipelined Transfer
inferred← citeshttps://doi.org/10.1109/ipdpsw.2013.52openalex-snapshot
Reducing the Cost of Measuring Memory Hierarchy Communication Parameters
inferred← citeshttps://doi.org/10.1109/ipdpsw.2017.51openalex-snapshot
Assessing NUMA Performance Based on Hardware Event Counters
inferred← citeshttps://doi.org/10.1109/ipdpsw52791.2021.00070openalex-snapshot
Measuring Cache Complexity Using Data Movement Distance (DMD)
inferred← citeshttps://doi.org/10.1109/ipps.1995.395939openalex-snapshot
Hierarchical tiling for improved superscalar performance
inferred← citeshttps://doi.org/10.1109/ipps.1999.760427openalex-snapshot
Prefix computations on symmetric multiprocessors
inferred← citeshttps://doi.org/10.1109/iwia.2001.955195openalex-snapshot
An approach towards an analytical characterization of locality and its portability
inferred← citeshttps://doi.org/10.1109/iwia.2001.955196openalex-snapshot
Pipelined memory hierarchies: scalable organizations and application performance
inferred← citeshttps://doi.org/10.1109/iwias.2006.38openalex-snapshot
The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarchies
inferred← citeshttps://doi.org/10.1109/paap.2012.41openalex-snapshot
A Bridging Model for Branch-and-Bound Algorithms on Multi-core Architectures
inferred← citeshttps://doi.org/10.1109/pact.2000.888349openalex-snapshot
Faster FFTs via architecture-cognizance
inferred← citeshttps://doi.org/10.1109/pdp.2009.18openalex-snapshot
Accurate Analytical Models for Message Passing on Multi-core Clusters
inferred← citeshttps://doi.org/10.1109/pmmp.1993.315548openalex-snapshot
Modeling parallel computers as memory hierarchies
inferred← citeshttps://doi.org/10.1109/pmmpc.1995.504336openalex-snapshot
Space-limited procedures: a methodology for portable high-performance
inferred← citeshttps://doi.org/10.1109/sc.2004.40openalex-snapshot
Predicting and Evaluating Distributed Communication Performance
inferred← citeshttps://doi.org/10.1109/sc.2005.59openalex-snapshot
Quantifying Locality In The Memory Access Patterns of HPC Applications
inferred← citeshttps://doi.org/10.1109/sc.2006.55openalex-snapshot
Sequoia: Programming the Memory Hierarchy
inferred← citeshttps://doi.org/10.1109/sfcs.1993.366816openalex-snapshot
External-memory computational geometry
inferred← citeshttps://doi.org/10.1109/sfcs.1998.743505openalex-snapshot
Towards an optimal bit-reversal permutation program
inferred← citeshttps://doi.org/10.1109/sfcs.2003.1238201openalex-snapshot
The cost of cache-oblivious searching
inferred← citeshttps://doi.org/10.1109/tc.2007.38openalex-snapshot
$\log_{\rm n}{\rm P}$ and $\log_{3}{\rm P}$: Accurate Analytical Models of Point-to-Point Communication in Distributed Systems
inferred← citeshttps://doi.org/10.1109/wcnc.2005.1424799openalex-snapshot
Towards a model of energy complexity for algorithms [mobile wireless applications]
inferred← citeshttps://doi.org/10.1137/1.9781611973402.115openalex-snapshot
Bicriteria data compression
inferred← citeshttps://doi.org/10.1137/s0097539703428324openalex-snapshot
An Optimal Cache‐Oblivious Priority Queue and Its Application to Graph Algorithms
inferred← citeshttps://doi.org/10.1142/9789812773289_0005openalex-snapshot
I/O-Optimal Algorithms for Outerplanar Graphs
inferred← citeshttps://doi.org/10.1145/1080810.1080823openalex-snapshot
Towards understanding algorithmic factors affecting energy consumption
inferred← citeshttps://doi.org/10.1145/1111037.1111040openalex-snapshot
A hierarchical model of data locality
inferred← citeshttps://doi.org/10.1145/1111320.1111040openalex-snapshot
A hierarchical model of data locality
inferred← citeshttps://doi.org/10.1145/129712.129721openalex-snapshot
Methods for message routing in parallel machines
inferred← citeshttps://doi.org/10.1145/1345206.1345229openalex-snapshot
A portable runtime interface for multi-level memory hierarchies
inferred← citeshttps://doi.org/10.1145/1463768.1463780openalex-snapshot
A unified model for multicore architectures
inferred← citeshttps://doi.org/10.1145/1552285.1552288openalex-snapshot
On approximating the ideal random access machine by physical machines
inferred← citeshttps://doi.org/10.1145/155332.155333openalex-snapshot
LogP: towards a realistic model of parallel computation
inferred← citeshttps://doi.org/10.1145/1810479.1810519openalex-snapshot
Low depth cache-oblivious algorithms
inferred← citeshttps://doi.org/10.1145/1941553.1941558openalex-snapshot
Programming the memory hierarchy revisited
inferred← citeshttps://doi.org/10.1145/1963190.1970377openalex-snapshot
psort , yet another fast stable sorting software
inferred← citeshttps://doi.org/10.1145/1989493.1989553openalex-snapshot
Scheduling irregular parallel computations on hierarchical caches
inferred← citeshttps://doi.org/10.1145/2038037.1941558openalex-snapshot
Programming the memory hierarchy revisited
inferred← citeshttps://doi.org/10.1145/232014.232030openalex-snapshot
New paradigms for using computers
inferred← citeshttps://doi.org/10.1145/235141.235145openalex-snapshot
The influence of caches on the performance of heaps
inferred← citeshttps://doi.org/10.1145/242224.242490openalex-snapshot
A bridging model for parallel computation, communication, and I/O
inferred← citeshttps://doi.org/10.1145/258492.258503openalex-snapshot
Efficient external memory algorithms by simulating coarse-grained parallel algorithms
inferred← citeshttps://doi.org/10.1145/277651.277676openalex-snapshot
Blocking in parallel multisearch problems (extended abstract)
inferred← citeshttps://doi.org/10.1145/378580.378615openalex-snapshot
Computational power of pipelined memory hierarchies
inferred← citeshttps://doi.org/10.1145/3802104openalex-snapshot
ReStore: A Reinforcement Learning Approach for Data Migration in Multi-Tiered Storage
inferred← citeshttps://doi.org/10.1145/3816782.3819197openalex-snapshot
PaHiS: A Hierarchical Synchronous Parallel Model for Irregular Workloads
inferred← citeshttps://doi.org/10.1145/384192.384193openalex-snapshot
External memory algorithms and data structures
inferred← citeshttps://doi.org/10.1145/500001.500025openalex-snapshot
Loop fusion for memory space optimization
inferred← citeshttps://doi.org/10.1145/509907.509950openalex-snapshot
Cache-oblivious priority queue and graph algorithm applications
inferred← citeshttps://doi.org/10.1145/564870.564886openalex-snapshot
Optimal organizations for pipelined hierarchical memories
inferred← citeshttps://doi.org/10.1145/602220.602225openalex-snapshot
Towards a theory of cache-efficient algorithms
inferred← citeshttps://doi.org/10.1145/944618.944627openalex-snapshot
Efficient sorting using registers and caches
inferred← citeshttps://doi.org/10.1145/996546.996553openalex-snapshot
A blocked all-pairs shortest-paths algorithm
inferred← citeshttps://doi.org/10.1155/2002/354024openalex-snapshot
Performance Engineering, PSEs and the GRID
inferred← citeshttps://doi.org/10.1155/2009/681708openalex-snapshot
Evaluating Multicore Algorithms on the Unified Memory Model
inferred← citeshttps://doi.org/10.1201/9781420038163.ch4openalex-snapshot
Models of Embedded Computation
inferred← citeshttps://doi.org/10.14529/cmse190304openalex-snapshot
Survey of Parallel Computation Models
inferred← citeshttps://doi.org/10.1504/ijhpcn.2004.007571openalex-snapshot
HPM: a hierarchical model for parallel computations
inferred← citeshttps://doi.org/10.1561/0400000014openalex-snapshot
Algorithms and Data Structures for External Memory
inferred← citeshttps://doi.org/10.1561/9781601981073openalex-snapshot
Algorithms and Data Structures for External Memory
inferred← citeshttps://doi.org/10.20380/gi1999.17openalex-snapshot
Style and Function of Graphic Tools
inferred← citeshttps://doi.org/10.22215/etd/2005-08278openalex-snapshot
A generic attack on hashing-based software tamper resistance
inferred← citeshttps://doi.org/10.31590/ejosat.848995openalex-snapshot
Veritabanı Uygulamalarında FPGA Tabanlı Hızlandırıcı Kullanımı
inferred← citeshttps://doi.org/10.4208/cicp.110113.010813aopenalex-snapshot
A Survey on Parallel Computing and Its Applications in Data-Parallel Problems Using GPU Architectures
inferred← citeshttps://doi.org/10.48550/arxiv.0804.0940openalex-snapshot
Optimum Binary Search Trees on the Hierarchical Memory Model
inferred← citeshttps://doi.org/10.48550/arxiv.cs/0010007openalex-snapshot
Towards a Theory of Cache-Efficient Algorithms
inferred← citeshttps://doi.org/10.48550/arxiv.cs/0612105openalex-snapshot
Towards Parallel Computing on the Internet: Applications, Architectures, Models and Programming Tools
inferred← citeshttps://doi.org/10.5555/338219.338646openalex-snapshot
Towards a theory of cache-efficient algorithms
inferred← citeshttps://doi.org/10.5555/545381.545385openalex-snapshot
A locality-preserving cache-oblivious dynamic dictionary
inferred← citeshttps://doi.org/10.5555/644108.644203openalex-snapshot
The set-associative cache performance of search trees
inferred← citeshttps://doi.org/10.7155/jgaa.00082openalex-snapshot
I/O-Optimal Algorithms for Outerplanar Graphs
inferred← citeshttps://doi.org/10.7936/k73x84sgopenalex-snapshot
Modeling Algorithm Performance on Highly-threaded Many-core Architectures
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.