On the public citation graph
Data-flow based execution mechanisms of Parallel and Concurrent Prolog
0 signed · 45 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1145/1500774.1500792openalex-snapshot
A list-processing-oriented data flow machine architecture
inferredcites →https://doi.org/10.1145/356850.356854openalex-snapshot
Garbage Collection of Linked Data Structures
inferredcites →https://doi.org/10.1145/800046.801684openalex-snapshot
A critique of multiprocessing von Neumann style
inferredcites →https://doi.org/10.1145/800223.806775openalex-snapshot
Parallel interpretation of logic programs
inferredcites →https://doi.org/10.1145/800223.806776openalex-snapshot
A relational language for parallel programming
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/scj.4690180802openalex-snapshot
Structure data sharing method of highly parallel inference engine pie
inferred← citeshttps://doi.org/10.1007/3-540-16442-1_22openalex-snapshot
An and-parallel execution model of logic programs
inferred← citeshttps://doi.org/10.1007/3-540-18203-9_9openalex-snapshot
Toward a high performance parallel inference machine — The intermediate stage plan of PIM —
inferred← citeshttps://doi.org/10.1007/3-540-53065-7_97openalex-snapshot
Prolog implementations on parallel computers
inferred← citeshttps://doi.org/10.1007/3-540-55425-4_15openalex-snapshot
Parallel computation model for parallel prolog
inferred← citeshttps://doi.org/10.1007/3-540-55425-4_3openalex-snapshot
Parallel unification: Theory and implementations
inferred← citeshttps://doi.org/10.1007/978-1-4613-1989-4_13openalex-snapshot
Overview of AI Application-Oriented Parallel Processing Research in Japan
inferred← citeshttps://doi.org/10.1007/978-94-009-5044-3_10openalex-snapshot
Parallelism and Logic Programming
inferred← citeshttps://doi.org/10.1007/bf03037344openalex-snapshot
Cut and side-effects in a data-driven implementation of Prolog
inferred← citeshttps://doi.org/10.1007/bf03037521openalex-snapshot
OR-parallel evaluation of logic programs on a multi-ring dataflow machine
inferred← citeshttps://doi.org/10.1007/bfb0024208openalex-snapshot
A multithreaded implementation concept of prolog on Datarol-II machine
inferred← citeshttps://doi.org/10.1016/0020-0190(88)90059-2openalex-snapshot
Efficient backward execution in AND/OR process model
inferred← citeshttps://doi.org/10.1016/0167-739x(87)90001-xopenalex-snapshot
POPE — a parallel-operating prolog engine
inferred← citeshttps://doi.org/10.1016/0167-739x(93)90016-iopenalex-snapshot
Exploiting OR-parallelism in logic programs: A review
inferred← citeshttps://doi.org/10.1016/0169-023x(89)90026-8openalex-snapshot
Design and simulation of a parallel inference machine architecture for rule based systems
inferred← citeshttps://doi.org/10.1016/0950-7051(89)90014-2openalex-snapshot
Computation scheme for the general purpose VLSI fuzzy inference engine as expert system
inferred← citeshttps://doi.org/10.1016/b978-0-408-02938-4.50016-4openalex-snapshot
Key references in distributed computer systems 1959–1989
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)51821-2openalex-snapshot
An Environment for Knowledge Parallel Processing Used in Process Control * *Projects supported by the Chinese Science Fund Committee.
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)54493-6openalex-snapshot
Parallel Execution of Independent Subgoals
inferred← citeshttps://doi.org/10.1109/21.35332openalex-snapshot
A survey on the design of multiprocessing systems for artificial intelligence applications
inferred← citeshttps://doi.org/10.1109/empdp.1994.592534openalex-snapshot
Wavefront Scheduling In Logflow
inferred← citeshttps://doi.org/10.1109/hicss.1989.47179openalex-snapshot
Tailoring functional units and memory in a high performance Prolog architecture
inferred← citeshttps://doi.org/10.1109/icsmc.1988.754263openalex-snapshot
The improvement of the and/or process model for parallel interpretation of logic programs
inferred← citeshttps://doi.org/10.1109/isca.1989.714554openalex-snapshot
A High Performance Prolog Processor With Multiple Function Units
inferred← citeshttps://doi.org/10.1109/micro.1988.639251openalex-snapshot
Implementing a Prolog Machine with Multiple Functional Units
inferred← citeshttps://doi.org/10.1109/pacrim.1991.160830openalex-snapshot
An efficient OR-parallel processing scheme of PROLOG: hierarchical pincers attack search
inferred← citeshttps://doi.org/10.1109/spdp.1996.570323openalex-snapshot
Prolog on the multithreaded Datarol-II machine based on the logicflow execution model
inferred← citeshttps://doi.org/10.1117/12.25326openalex-snapshot
Data-driven parallel architecture for syntactic pattern recognition
inferred← citeshttps://doi.org/10.1117/12.944086openalex-snapshot
Optical Prolog Computer Using Symbolic Substitution.
inferred← citeshttps://doi.org/10.1145/15715.15718openalex-snapshot
Survey on special purpose computer architectures for AI
inferred← citeshttps://doi.org/10.1145/17356.17373openalex-snapshot
The architecture and preliminary evaluation results of the experimental parallel inference machine PIM-D
inferred← citeshttps://doi.org/10.1145/181748.181753openalex-snapshot
A review of exploitation of AND-parallelism and combined AND/OR-parallelism in logic programs
inferred← citeshttps://doi.org/10.1145/18906.18915openalex-snapshot
The architecture of the hardware unification unit and an implementation
inferred← citeshttps://doi.org/10.1145/18927.18915openalex-snapshot
The architecture of the hardware unification unit and an implementation
inferred← citeshttps://doi.org/10.1145/74925.74948openalex-snapshot
A high performance Prolog processor with multiple function units
inferred← citeshttps://doi.org/10.1145/74926.74948openalex-snapshot
A high performance Prolog processor with multiple function units
inferred← citeshttps://doi.org/10.5555/62504.62517openalex-snapshot
Implementing a Prolog machine with multiple functional units
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.