On the public citation graph

A limitation study into access decoupling

https://doi.org/10.1007/bfb0002859
0 signed · 76 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/bfb0038658openalex-snapshot
Experience in the automatic parallelization of four Perfect-Benchmark programs
inferredcites →https://doi.org/10.1109/12.2259openalex-snapshot
Measuring parallelism in computation-intensive scientific/engineering applications
inferredcites →https://doi.org/10.1109/12.324539openalex-snapshot
Memory latency effects in decoupled architectures
inferredcites →https://doi.org/10.1109/2.67195openalex-snapshot
Implementation of the PIPE processor
inferredcites →https://doi.org/10.1109/40.491460openalex-snapshot
The Mips R10000 superscalar microprocessor
inferredcites →https://doi.org/10.1109/hicss.1993.270621openalex-snapshot
A decoupled access/execute architecture for efficient access of structured data
inferredcites →https://doi.org/10.1109/superc.1994.344312openalex-snapshot
Sunder: a programmable hardware prefetch architecture for numerical loops
inferredcites →https://doi.org/10.1109/tc.1986.1676820openalex-snapshot
A Simulation Study of Decoupled Architecture Computers
inferredcites →https://doi.org/10.1145/115952.115970openalex-snapshot
An empirical study of the CRAY Y-MP processor using the Perfect club benchmarks
inferredcites →https://doi.org/10.1145/139669.140402openalex-snapshot
Evaluation of the WM architecture
inferredcites →https://doi.org/10.1145/144965.145800openalex-snapshot
MISC
inferredcites →https://doi.org/10.1145/165939.165952openalex-snapshot
The effectiveness of decoupling
inferredcites →https://doi.org/10.1145/224170.224301openalex-snapshot
Compiling and optimizing for decoupled architectures
inferredcites →https://doi.org/10.1145/357401.357403openalex-snapshot
Decoupled access/execute computer architectures
inferredcites →https://doi.org/10.1145/36177.36203openalex-snapshot
The ZS-1 central processor
inferredcites →https://doi.org/10.1145/36206.36203openalex-snapshot
The ZS-1 central processor
inferredcites →https://doi.org/10.1177/109434208900300302openalex-snapshot
The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/10704208_28openalex-snapshot
Large-Scale SCI Clusters in Practice: Architecture and Performance
inferred← citeshttps://doi.org/10.1007/10704567_15openalex-snapshot
A Virtual Machine for a Process Calculus
inferred← citeshttps://doi.org/10.1007/11403937_34openalex-snapshot
Analysis of the Abortion Rate on Lazy Replication Protocols
inferred← citeshttps://doi.org/10.1007/11512622_13openalex-snapshot
A Novel JAVA Processor for Embedded Devices
inferred← citeshttps://doi.org/10.1007/11512622_29openalex-snapshot
Sandbridge Software Tools
inferred← citeshttps://doi.org/10.1007/11533962_27openalex-snapshot
Evaluating a Scientific SPMD Application on a Computational Grid with Different Load Balancing Techniques
inferred← citeshttps://doi.org/10.1007/11549468_41openalex-snapshot
MADIS: A Slim Middleware for Database Replication
inferred← citeshttps://doi.org/10.1007/11823285_63openalex-snapshot
Surrounding Theorem: Developing Parallel Programs for Matrix-Convolutions
inferred← citeshttps://doi.org/10.1007/11860990_16openalex-snapshot
Internal and External Token-Based Synchronization in Object-Oriented Languages
inferred← citeshttps://doi.org/10.1007/3-540-44520-x_119openalex-snapshot
SEEDS: Airport Management Database System
inferred← citeshttps://doi.org/10.1007/3-540-44520-x_17openalex-snapshot
Pajé: An Extensible Environment for Visualizing Multi-threaded Programs Executions
inferred← citeshttps://doi.org/10.1007/3-540-45414-4_14openalex-snapshot
Self-stabilizing Minimum Spanning Tree Construction on Message-Passing Networks
inferred← citeshttps://doi.org/10.1007/3-540-45574-4_2openalex-snapshot
Cost Hierarchies for Abstract Parallel Machines
inferred← citeshttps://doi.org/10.1007/3-540-48158-3_64openalex-snapshot
Parallelizing of Sequential Annotated Programs in PVM Environment
inferred← citeshttps://doi.org/10.1007/3-540-48387-x_5openalex-snapshot
Parallelizing of Sequential Programs on the Basis of Pipeline and Speculative Features of the Operators*
inferred← citeshttps://doi.org/10.1007/978-3-319-09967-5_16openalex-snapshot
Aligned Scheduling: Cache-Efficient Instruction Scheduling for VLIW Processors
inferred← citeshttps://doi.org/10.1007/978-3-319-11520-7_9openalex-snapshot
Systolic Dissemination in the Arrowhead Family
inferred← citeshttps://doi.org/10.1007/978-3-319-11863-5_9openalex-snapshot
Real-World Loops Are Easy to Predict
inferred← citeshttps://doi.org/10.1007/978-3-319-14720-8_15openalex-snapshot
Introduction to Transactional Replication
inferred← citeshttps://doi.org/10.1007/978-3-319-14720-8_19openalex-snapshot
Self-tuning in Distributed Transactional Memory
inferred← citeshttps://doi.org/10.1007/978-3-319-21909-7_12openalex-snapshot
Dynamic Load Balancing Based on Rectilinear Partitioning in Particle-in-Cell Plasma Simulation
inferred← citeshttps://doi.org/10.1007/978-3-540-24709-8_22openalex-snapshot
A Framework for Orthogonal Data and Control Parallelism Exploitation
inferred← citeshttps://doi.org/10.1007/978-3-540-25935-0_15openalex-snapshot
Optimizing Sequences of Skeleton Calls
inferred← citeshttps://doi.org/10.1007/978-3-540-25935-0_7openalex-snapshot
Generic Parallel Programming Using C++ Templates and Skeletons
inferred← citeshttps://doi.org/10.1007/978-3-540-27776-7_45openalex-snapshot
Scalable and Modular Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-540-27866-5_3openalex-snapshot
Some Techniques for Automated, Resource-Aware Distributed and Mobile Computing in a Multi-paradigm Programming System
inferred← citeshttps://doi.org/10.1007/978-3-540-27866-5_92openalex-snapshot
Reducing the Deteriorating Effect of Old History in Asynchronous Iterations
inferred← citeshttps://doi.org/10.1007/978-3-540-30233-9_19openalex-snapshot
An Analytical Design of a Practical Replication Protocol for Distributed Systems
inferred← citeshttps://doi.org/10.1007/978-3-540-39979-7_27openalex-snapshot
Towards an Efficient Performance Evaluation of Communication Systems Described by Message Sequence Charts
inferred← citeshttps://doi.org/10.1007/978-3-540-45209-6_97openalex-snapshot
Cost Optimality and Predictability of Parallel Programming with Skeletons
inferred← citeshttps://doi.org/10.1007/978-3-540-68679-8_14openalex-snapshot
An Overview of the Ciao Multiparadigm Language and Program Development Environment and Its Design Philosophy
inferred← citeshttps://doi.org/10.1007/978-3-540-69384-0_21openalex-snapshot
Functional Meta-programming for Parallel Skeletons
inferred← citeshttps://doi.org/10.1007/978-3-540-70621-2_6openalex-snapshot
From Static to Dynamic Process Types
inferred← citeshttps://doi.org/10.1007/978-3-540-71351-7_34openalex-snapshot
Enhancing the Performance of Multigrid Smoothers in Simultaneous Multithreading Architectures
inferred← citeshttps://doi.org/10.1007/978-3-540-73625-7_12openalex-snapshot
Improving TriMedia Cache Performance by Profile Guided Code Reordering
inferred← citeshttps://doi.org/10.1007/978-3-540-74466-5_87openalex-snapshot
Hirschberg’s Algorithm on a GCA and Its Parallel Hardware Implementation
inferred← citeshttps://doi.org/10.1007/978-3-540-76848-7_48openalex-snapshot
Reviewing Amnesia Support in Database Recovery Protocols
inferred← citeshttps://doi.org/10.1007/978-3-540-77442-6_17openalex-snapshot
Hierarchical Master-Worker Skeletons
inferred← citeshttps://doi.org/10.1007/978-3-540-92221-6_2openalex-snapshot
On Replication of Software Transactional Memories
inferred← citeshttps://doi.org/10.1007/978-3-642-00867-2_8openalex-snapshot
Formal Development of a Total Order Broadcast for Distributed Transactions Using Event-B
inferred← citeshttps://doi.org/10.1007/978-3-642-03275-2_36openalex-snapshot
Filmification of Methods: Representation of Particle-In-Cell Algorithms
inferred← citeshttps://doi.org/10.1007/978-3-642-11319-2_3openalex-snapshot
Static Timing Analysis for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-14390-8_14openalex-snapshot
Parallel Implementation of Conjugate Gradient Method on Graphics Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-15331-0_5openalex-snapshot
Characterising Effective Resource Analyses for Parallel and Distributed Coordination
inferred← citeshttps://doi.org/10.1007/978-3-642-15769-1_8openalex-snapshot
Multi-dimensional Rankings, Program Termination, and Complexity Bounds of Flowchart Programs
inferred← citeshttps://doi.org/10.1007/978-3-642-22531-4_6openalex-snapshot
A Functional Approach to Worst-Case Execution Time Analysis
inferred← citeshttps://doi.org/10.1007/978-3-642-23178-0_13openalex-snapshot
Efficient Minimal Routing in the Triangular Grid with Six Channels
inferred← citeshttps://doi.org/10.1007/978-3-642-27872-3_47openalex-snapshot
Formal Development of Byzantine Immune Total Order Broadcast System Using Event-B
inferred← citeshttps://doi.org/10.1007/978-3-642-31125-3_2openalex-snapshot
Feedback-Based Global Instruction Scheduling for GPGPU Applications
inferred← citeshttps://doi.org/10.1007/978-3-642-39958-9_30openalex-snapshot
CA Agents for All-to-All Communication Are Faster in the Triangulate Grid
inferred← citeshttps://doi.org/10.1007/978-3-642-54624-2_31openalex-snapshot
Theorem Proving Based on Proof Scores for Rewrite Theory Specifications of OTSs
inferred← citeshttps://doi.org/10.1007/bfb0095347openalex-snapshot
Parallel sparse matrix computations in the industrial strength PINEAPL library
inferred← citeshttps://doi.org/10.1088/1367-2630/11/5/053015openalex-snapshot
Robust control of resistive wall modes using pseudospectra
inferred← citeshttps://doi.org/10.1109/12.956093openalex-snapshot
Improving latency tolerance of multithreading through decoupling
inferred← citeshttps://doi.org/10.1109/eurmic.1998.711813openalex-snapshot
The latency hiding effectiveness of decoupled access/execute processors
inferred← citeshttps://doi.org/10.1109/hpca.2002.995709openalex-snapshot
Memory latency-tolerance approaches for Itanium processors: out-of-order execution vs. speculative precomputation
inferred← citeshttps://doi.org/10.1109/micro.1997.645798openalex-snapshot
A comparison of data prefetching on an access decoupled and superscalar machine
inferred← citeshttps://doi.org/10.5555/1775223.1775243openalex-snapshot
Type abstractions of name-passing processes
inferred← citeshttps://doi.org/10.5555/266800.266807openalex-snapshot
A comparison of data prefetching on an access decoupled and superscalar machine
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.