On the public citation graph
Formal design and analysis of a gear controller
0 signed · 65 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-61474-5_73openalex-snapshot
Verification of an Audio Protocol with bus collision using Uppaal
inferredcites →https://doi.org/10.1007/bfb0014722openalex-snapshot
Using HyTech to verify an automotive control System
inferredcites →https://doi.org/10.1016/0304-3975(94)90010-8openalex-snapshot
A theory of timed automata
inferredcites →https://doi.org/10.7146/brics.v3i24.20005openalex-snapshot
Modelling and Analysis of a Collision Avoidance Protocol using SPIN and UPPAAL
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.1728openalex-snapshot
A model‐based development approach for the verification of real‐time Java code
inferred← citeshttps://doi.org/10.1007/1-4020-8149-9_8openalex-snapshot
Temporal Bounds for TTA : Validation
inferred← citeshttps://doi.org/10.1007/3-540-45245-1_9openalex-snapshot
A Real-Time Animator for Hybrid Systems
inferred← citeshttps://doi.org/10.1007/3-540-45739-9_25openalex-snapshot
Constructing Test Automata from Graphical Real-Time Requirements
inferred← citeshttps://doi.org/10.1007/3-540-45923-5_15openalex-snapshot
Formal Verification of UML Statecharts with Real-Time Extensions
inferred← citeshttps://doi.org/10.1007/3-540-48683-6_30openalex-snapshot
Efficient Timed Reachability Analysis Using Clock Difference Diagrams
inferred← citeshttps://doi.org/10.1007/3-540-48778-6_17openalex-snapshot
Formal Verification of a Power Controller Using the Real-Time Model Checker Uppaal
inferred← citeshttps://doi.org/10.1007/978-3-030-40914-2_8openalex-snapshot
Compositional Liveness-Preserving Conformance Testing of Timed I/O Automata
inferred← citeshttps://doi.org/10.1007/978-3-031-15839-1_3openalex-snapshot
Monitoring Timed Properties (Revisited)
inferred← citeshttps://doi.org/10.1007/978-3-031-75434-0_23openalex-snapshot
Adaptive Stopping Algorithms Based on Concentration Inequalities
inferred← citeshttps://doi.org/10.1007/978-3-031-76554-4_11openalex-snapshot
Monitoring Real-Time Systems Under Parametric Delay
inferred← citeshttps://doi.org/10.1007/978-3-319-10557-4_3openalex-snapshot
Safety Verification of Multiple Autonomous Systems by Formal Approach
inferred← citeshttps://doi.org/10.1007/978-3-540-27755-2_3openalex-snapshot
Timed Automata: Semantics, Algorithms and Tools
inferred← citeshttps://doi.org/10.1007/978-3-540-40007-3_22openalex-snapshot
A Tool Architecture for the Next Generation of Uppaal
inferred← citeshttps://doi.org/10.1007/978-3-540-73196-2_13openalex-snapshot
Improvements for the Symbolic Verification of Timed Automata
inferred← citeshttps://doi.org/10.1007/978-3-642-01112-2_53openalex-snapshot
Model Checking by Generating Observers from an Interface Specification Between Components
inferred← citeshttps://doi.org/10.1007/978-3-642-11623-0_2openalex-snapshot
Verification, Performance Analysis and Controller Synthesis for Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-24270-0_18openalex-snapshot
Verifying Functional Behaviors of Automotive Products in EAST-ADL2 Using UPPAAL-PORT
inferred← citeshttps://doi.org/10.1007/978-3-642-33365-1_16openalex-snapshot
Static Detection of Zeno Runs in UPPAAL Networks Based on Synchronization Matrices and Two Data-Variable Heuristics
inferred← citeshttps://doi.org/10.1007/978-3-642-39721-9_2openalex-snapshot
Model-Based Verification, Optimization, Synthesis and Performance Evaluation of Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-3-662-49674-9_23openalex-snapshot
RTD-Finder: A Tool for Compositional Verification of Real-Time Component-Based Systems
inferred← citeshttps://doi.org/10.1007/978-3-662-54580-5openalex-snapshot
Tools and Algorithms for the Construction and Analysis of Systems
inferred← citeshttps://doi.org/10.1007/s10009-019-00532-4openalex-snapshot
Sampling strategies for product lines with unbounded parametric real-time constraints
inferred← citeshttps://doi.org/10.1007/s10664-019-09699-5openalex-snapshot
Semantics-driven extraction of timed automata from Java programs
inferred← citeshttps://doi.org/10.1007/s10703-014-0212-1openalex-snapshot
On regions and zones for event-clock automata
inferred← citeshttps://doi.org/10.1016/j.conengprac.2012.05.002openalex-snapshot
Building meaningful timed models of closed-loop DES for verification purposes
inferred← citeshttps://doi.org/10.1016/j.ic.2006.08.005openalex-snapshot
Axiomatisation and decidability of multi-dimensional Duration Calculus
inferred← citeshttps://doi.org/10.1016/j.jlap.2005.05.001openalex-snapshot
Analyzing a χ model of a turntable system using Spin, CADP and Uppaal
inferred← citeshttps://doi.org/10.1016/j.jss.2008.04.035openalex-snapshot
Timed Behavior Trees for Failure Mode and Effects Analysis of time-critical systems
inferred← citeshttps://doi.org/10.1016/j.ress.2018.01.014openalex-snapshot
A formal framework for the safe design of the Autonomous Driving supervision
inferred← citeshttps://doi.org/10.1049/iet-sen.2008.0040openalex-snapshot
Monitoring embedded software timing properties with an SoC-resident monitor
inferred← citeshttps://doi.org/10.1049/iet-sen:20070009openalex-snapshot
Modelling and verification of program logic controllers using timed automata
inferred← citeshttps://doi.org/10.1109/edcc.2019.00031openalex-snapshot
Assessment of a Method for Detecting Process Anomalies Using Digital-Twinning
inferred← citeshttps://doi.org/10.1109/em-com.2009.5402986openalex-snapshot
Model Checking Assembly Code of an Industrial Knitting Machine
inferred← citeshttps://doi.org/10.1109/etfa.2017.8247717openalex-snapshot
Modeling and analysis of FPGA based power management system for renewables
inferred← citeshttps://doi.org/10.1109/etfa.2019.8869326openalex-snapshot
Statistical Model Checking for Real-Time Database Management Systems: A Case Study
inferred← citeshttps://doi.org/10.1109/iceccs.2013.13openalex-snapshot
Modeling and Verifying Real-Time Properties of Reactive Systems
inferred← citeshttps://doi.org/10.1109/icuas.2014.6842388openalex-snapshot
Smart Sensor Protocol - a new standard for UAV and payload integration
inferred← citeshttps://doi.org/10.1109/iscc-c.2013.124openalex-snapshot
Software Analysis of Internet Bots Using a Model Checker
inferred← citeshttps://doi.org/10.1109/qrs-c.2017.29openalex-snapshot
Testing the Effectiveness of Attack Detection Mechanisms in Industrial Control Systems
inferred← citeshttps://doi.org/10.1109/qsic.2011.11openalex-snapshot
Validation of Embedded Systems Behavioral Models on a Component-Based Ericsson Nikola Tesla Demonstrator
inferred← citeshttps://doi.org/10.1109/rtcsa.1999.811218openalex-snapshot
Timed automata as task models for event-driven systems
inferred← citeshttps://doi.org/10.1109/rtss.2008.53openalex-snapshot
Efficient Model-Checking of Dense-Time Systems with Time-Convexity Analysis
inferred← citeshttps://doi.org/10.1145/1266894.1266903openalex-snapshot
Seamless formal verification of complex event processing applications
inferred← citeshttps://doi.org/10.1145/3749848openalex-snapshot
Efficient Runtime Verification of Real-Time Systems under Parametric Communication Delays
inferred← citeshttps://doi.org/10.17169/refubium-11605openalex-snapshot
Testing Framework for Real-time And Embedded Systems
inferred← citeshttps://doi.org/10.21015/vtcs.v10i2.1273openalex-snapshot
Formal Verification of Twin Clutch Gear Control
inferred← citeshttps://doi.org/10.2316/p.2015.829-016openalex-snapshot
Models Testing Models in Continuous Integration of Model-Driven Development
inferred← citeshttps://doi.org/10.25100/iyc.v25isuplemento.13144openalex-snapshot
Applying parallelism to a bisimulation algorithm to improve efficiency in software testing of time-critical systems
inferred← citeshttps://doi.org/10.3182/20050703-6-cz-1902.01505openalex-snapshot
TWO PHASE TECHNIQUE FOR ASSEMBLY LINE BALANCING
inferred← citeshttps://doi.org/10.53846/goediss-2570openalex-snapshot
Algorithms and Data Structures for Parametric Analysis of Real-Time Systems
inferred← citeshttps://doi.org/10.6100/ir635700openalex-snapshot
Formal methods in support of SMC design
inferred← citeshttps://doi.org/10.7146/brics.v5i47.19492openalex-snapshot
Efficient Timed Reachability Analysis using Clock Difference Diagrams
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.