On the public citation graph
Side channel cryptanalysis of product ciphers
0 signed · 204 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-38424-3_34openalex-snapshot
Fast Software Encryption Functions
inferredcites →https://doi.org/10.1007/3-540-46416-6_2openalex-snapshot
Markov Ciphers and Differential Cryptanalysis
inferredcites →https://doi.org/10.1007/3-540-46877-3_35openalex-snapshot
A Proposal for a New Block Encryption Standard
inferredcites →https://doi.org/10.1007/3-540-48285-7_33openalex-snapshot
Linear Cryptanalysis Method for DES Cipher
inferredcites →https://doi.org/10.1007/3-540-49380-8_10openalex-snapshot
Soft Tempest: Hidden Data Transmission Using Electromagnetic Emanations
inferredcites →https://doi.org/10.1007/3-540-58108-1_24openalex-snapshot
Description of a new variable-length key, 64-bit block cipher (Blowfish)
inferredcites →https://doi.org/10.1007/3-540-60590-8_26openalex-snapshot
On Fibonacci keystream generators
inferredcites →https://doi.org/10.1007/3-540-68697-5_19openalex-snapshot
Key-Schedule Cryptanalysis of IDEA, G-DES, GOST, SAFER, and Triple-DES
inferredcites →https://doi.org/10.1007/3-540-68697-5_9openalex-snapshot
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems
inferredcites →https://doi.org/10.1007/3-540-69053-0_4openalex-snapshot
On the Importance of Checking Cryptographic Protocols for Faults
inferredcites →https://doi.org/10.1007/978-1-4613-9314-6openalex-snapshot
Differential Cryptanalysis of the Data Encryption Standard
inferredcites →https://doi.org/10.1007/978-1-4615-2694-0_28openalex-snapshot
The Self-Shrinking Generator
inferredcites →https://doi.org/10.1007/978-3-540-47942-0_2openalex-snapshot
Reaction Attacks against Several Public-Key Cryptosystem
inferredcites →https://doi.org/10.1007/bf00203965openalex-snapshot
New types of cryptanalytic attacks using related keys
inferredcites →https://doi.org/10.1007/bf00630563openalex-snapshot
Differential cryptanalysis of DES-like cryptosystems
inferredcites →https://doi.org/10.1007/bfb0028479openalex-snapshot
Related-key cryptanalysis of 3-WAY, Biham-DES,CAST, DES-X, NewDES, RC2, and TEA
inferredcites →https://doi.org/10.1007/bfb0052259openalex-snapshot
Differential fault analysis of secret key cryptosystems
inferredcites →https://doi.org/10.1016/0167-4048(85)90046-xopenalex-snapshot
Electromagnetic radiation from video display units: An eavesdropping risk?
inferredcites →https://doi.org/10.1023/a:1008229029587openalex-snapshot
Constructing Symmetric Ciphers Using the CAST Design Procedure
inferredcites →https://doi.org/10.1137/0215025openalex-snapshot
A Simple Unpredictable Pseudo-Random Number Generator
inferredcites →https://doi.org/10.1145/238168.238206openalex-snapshot
An experiment on DES statistical cryptanalysis
inferredcites →https://doi.org/10.7916/d85b0861openalex-snapshot
Problem Areas for the IP Security Protocols
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.2139/ssrn.4199164openalex-extracted
An Overview of Cybersecurity and Proposed Framework of Security & Protection
inferred← citeshttps://doi.org/10.1007/1-4020-8147-2_12openalex-snapshot
Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard
inferred← citeshttps://doi.org/10.1007/11605805_1openalex-snapshot
Cache Attacks and Countermeasures: The Case of AES
inferred← citeshttps://doi.org/10.1007/11761679_19openalex-snapshot
Private Circuits II: Keeping Secrets in Tamperable Circuits
inferred← citeshttps://doi.org/10.1007/3-540-36400-5_18openalex-snapshot
A DPA Attack against the Modular Reduction within a CRT Implementation of RSA
inferred← citeshttps://doi.org/10.1007/3-540-44499-8_19openalex-snapshot
Using Second-Order Power Analysis to Attack DPA Resistant Software
inferred← citeshttps://doi.org/10.1007/3-540-44706-7_11openalex-snapshot
Securing the AES Finalists Against Power Analysis Attacks
inferred← citeshttps://doi.org/10.1007/3-540-45661-9_21openalex-snapshot
Compression and Information Leakage of Plaintext
inferred← citeshttps://doi.org/10.1007/3-540-46513-8_2openalex-snapshot
Yarrow-160: Notes on the Design and Analysis of the Yarrow Cryptographic Pseudorandom Number Generator
inferred← citeshttps://doi.org/10.1007/3-540-48059-5_14openalex-snapshot
Power Analysis Attacks of Modular Exponentiation in Smartcards
inferred← citeshttps://doi.org/10.1007/978-3-030-00305-0_21openalex-snapshot
Data Oblivious Genome Variants Search on Intel SGX
inferred← citeshttps://doi.org/10.1007/978-3-030-61078-4_32openalex-snapshot
Leakage-Resilient Inner-Product Functional Encryption in the Bounded-Retrieval Model
inferred← citeshttps://doi.org/10.1007/978-3-030-65277-7_30openalex-snapshot
Adaptive-Secure Identity-Based Inner-Product Functional Encryption and Its Leakage-Resilience
inferred← citeshttps://doi.org/10.1007/978-3-032-07894-0_2openalex-snapshot
Systematic Assessment of Cache Timing Vulnerabilities on RISC-V Processors
inferred← citeshttps://doi.org/10.1007/978-3-319-24174-6_23openalex-snapshot
Transforming Out Timing Leaks, More or Less
inferred← citeshttps://doi.org/10.1007/978-3-319-77028-4_21openalex-snapshot
Software Optimizations for DES
inferred← citeshttps://doi.org/10.1007/978-3-319-98935-8_6openalex-snapshot
Parallel Programming in Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1007/978-3-319-99073-6_10openalex-snapshot
Combination of Hardware and Software: An Efficient AES Implementation Resistant to Side-Channel Attacks on All Programmable SoC
inferred← citeshttps://doi.org/10.1007/978-3-319-99807-7_26openalex-snapshot
Recovering Memory Access Sequence with Differential Flush+Reload Attack
inferred← citeshttps://doi.org/10.1007/978-3-540-45146-4_27openalex-snapshot
Private Circuits: Securing Hardware against Probing Attacks
inferred← citeshttps://doi.org/10.1007/978-3-540-45238-6_10openalex-snapshot
Parity-Based Concurrent Error Detection of Substitution-Permutation Network Block Ciphers
inferred← citeshttps://doi.org/10.1007/978-3-540-74377-4_44openalex-snapshot
A Differential Power Analysis Attack of Block Cipher Based on the Hamming Weight of Internal Operation Unit
inferred← citeshttps://doi.org/10.1007/978-3-540-75670-5_12openalex-snapshot
An Approach for Symmetric Encryption Against Side Channel Attacks in Provable Security
inferred← citeshttps://doi.org/10.1007/978-3-540-76627-8_15openalex-snapshot
Secure Failure Detection in TrustedPals
inferred← citeshttps://doi.org/10.1007/978-3-540-76788-6_10openalex-snapshot
Side Channel Attacks on Irregularly Decimated Generators
inferred← citeshttps://doi.org/10.1007/978-3-642-01001-9_27openalex-snapshot
A Leakage-Resilient Mode of Operation
inferred← citeshttps://doi.org/10.1007/978-3-642-04138-9_6openalex-snapshot
Practical Electromagnetic Template Attack on HMAC
inferred← citeshttps://doi.org/10.1007/978-3-642-11925-5_17openalex-snapshot
Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs
inferred← citeshttps://doi.org/10.1007/978-3-642-12827-1_8openalex-snapshot
Concurrent Error Detection Architectures for Field Multiplication Using Gaussian Normal Basis
inferred← citeshttps://doi.org/10.1007/978-3-642-15031-9_26openalex-snapshot
Garbled Circuits for Leakage-Resilience: Hardware Implementation and Evaluation of One-Time Programs
inferred← citeshttps://doi.org/10.1007/978-3-642-27966-9_104openalex-snapshot
On-Line Error Detection and Off-Line Test Design in Polynomial Basis Multiplier over GF(2m) Using Irreducible Trinomials
inferred← citeshttps://doi.org/10.1007/978-3-642-31284-7_15openalex-snapshot
Linear Fault Analysis of Block Ciphers
inferred← citeshttps://doi.org/10.1007/978-3-642-32009-5_31openalex-snapshot
Securing Circuits against Constant-Rate Tampering
inferred← citeshttps://doi.org/10.1007/978-3-642-37453-1_34openalex-snapshot
An Unsupervised Learning Model to Perform Side Channel Attack
inferred← citeshttps://doi.org/10.1007/978-3-642-38553-7_7openalex-snapshot
Attacking AES Using Bernstein’s Attack on Modern Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-39059-3_20openalex-snapshot
Highly Accurate Key Extraction Method for Access-Driven Cache Attacks Using Correlation Coefficient
inferred← citeshttps://doi.org/10.1007/978-3-642-41224-0_8openalex-snapshot
Algorithms for Switching between Boolean and Arithmetic Masking of Second Order
inferred← citeshttps://doi.org/10.1007/978-3-642-42045-0_9openalex-snapshot
Tamper Resilient Circuits: The Adversary at the Gates
inferred← citeshttps://doi.org/10.1007/978-3-642-54242-8_23openalex-snapshot
Securing Circuits and Protocols against 1/poly(k) Tampering Rate
inferred← citeshttps://doi.org/10.1007/978-3-662-43722-3_9openalex-snapshot
Security Issues in QCA Circuit Design - Power Analysis Attacks
inferred← citeshttps://doi.org/10.1007/978-3-662-43826-8_3openalex-snapshot
Towards More Practical Time-Driven Cache Attacks
inferred← citeshttps://doi.org/10.1007/978-3-662-47854-7_6openalex-snapshot
Protecting Encrypted Cookies from Compression Side-Channel Attacks
inferred← citeshttps://doi.org/10.1007/978-981-13-2414-7_21openalex-snapshot
Side-Channel Attacks on Cryptographic Devices and Their Countermeasures—A Review
inferred← citeshttps://doi.org/10.1007/978-981-15-6198-6_20openalex-snapshot
Side-Channel Attack in Internet of Things: A Survey
inferred← citeshttps://doi.org/10.1007/s00145-009-9049-yopenalex-snapshot
Efficient Cache Attacks on AES, and Countermeasures
inferred← citeshttps://doi.org/10.1007/s00542-019-04581-2openalex-snapshot
Power analysis attack resistable hardware cryptographical circuit design using reversible logic gate in quantum cellular automata
inferred← citeshttps://doi.org/10.1007/s00779-012-0540-3openalex-snapshot
On the security and improvement of a two-factor user authentication scheme in wireless sensor networks
inferred← citeshttps://doi.org/10.1007/s10207-018-0411-7openalex-snapshot
SpyDetector: An approach for detecting side-channel attacks at runtime
inferred← citeshttps://doi.org/10.1007/s10773-019-04189-2openalex-snapshot
Novel True Random Number Generator Based Hardware Cryptographic Architecture Using Quantum-Dot Cellular Automata
inferred← citeshttps://doi.org/10.1007/s10836-006-7446-9openalex-snapshot
Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m)
inferred← citeshttps://doi.org/10.1016/b978-0-12-373892-9.00010-4openalex-snapshot
Verification and Security Issues in On-Chip Communication Architecture Design
inferred← citeshttps://doi.org/10.1016/j.adhoc.2014.11.018openalex-snapshot
User authentication schemes for wireless sensor networks: A review
inferred← citeshttps://doi.org/10.1016/j.comcom.2019.12.015openalex-snapshot
An efficient public key secure scheme for cloud and IoT security
inferred← citeshttps://doi.org/10.1016/j.ins.2008.05.031openalex-snapshot
Differential fault analysis on the ARIA algorithm
inferred← citeshttps://doi.org/10.1016/j.jisa.2021.102861openalex-snapshot
Attacks on cryptosystems implemented via VLSI: A review
inferred← citeshttps://doi.org/10.1016/j.jksuci.2021.01.018openalex-snapshot
The recent trends in cyber security: A review
inferred← citeshttps://doi.org/10.1016/j.jss.2008.06.032openalex-snapshot
Differential fault analysis on the contracting UFN structure, with application to SMS4 and MacGuffin
inferred← citeshttps://doi.org/10.1016/j.jss.2009.12.019openalex-snapshot
Differential fault analysis on Camellia
inferred← citeshttps://doi.org/10.1016/j.jss.2016.07.028openalex-snapshot
How many interesting points should be used in a template attack?
inferred← citeshttps://doi.org/10.1016/j.mejo.2016.03.006openalex-snapshot
High-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.03.001openalex-snapshot
A novel pseudo random number generator based cryptographic architecture using quantum-dot cellular automata
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.12.010openalex-snapshot
Timing attack on NoC-based systems: Prime+Probe attack and NoC-based protection
inferred← citeshttps://doi.org/10.1016/j.micpro.2019.01.007openalex-snapshot
Cache timing attacks on NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1016/j.microrel.2021.114085openalex-snapshot
Verifying cache architecture vulnerabilities using a formal security verification flow
inferred← citeshttps://doi.org/10.1049/iet-cds:20080122openalex-snapshot
Concurrent error detection and correction in dual basis multiplier over GF(2 m )
inferred← citeshttps://doi.org/10.1049/qtc2.12013openalex-snapshot
Cryptographic models of nanocommunicaton network using quantum dot cellular automata: A survey
inferred← citeshttps://doi.org/10.1063/5.0170695openalex-snapshot
A survey on IoT security and privacy
inferred← citeshttps://doi.org/10.1088/1367-2630/aca558openalex-snapshot
Quantum security and theory of decoherence
inferred← citeshttps://doi.org/10.1109/2.708447openalex-snapshot
Cryptographic design vulnerabilities
inferred← citeshttps://doi.org/10.1109/access.2020.3019323openalex-snapshot
Task Parameters Analysis in Schedule-Based Timing Side-Channel Attack
inferred← citeshttps://doi.org/10.1109/aces.2014.6807983openalex-snapshot
Side channel attacks and their mitigation techniques
inferred← citeshttps://doi.org/10.1109/apsec48747.2019.00062openalex-snapshot
More Secure Collaborative APIs Resistant to Flush+Reload and Flush+Flush Attacks on ARMv8-A
inferred← citeshttps://doi.org/10.1109/ares.2016.94openalex-snapshot
Towards Cycle-Accurate Emulation of Cortex-M Code to Detect Timing Side Channels
inferred← citeshttps://doi.org/10.1109/ccece.2017.7946810openalex-snapshot
A secure scan chain using a phase locking system and a reconfigurable LFSR
inferred← citeshttps://doi.org/10.1109/chinacom.2007.4469414openalex-snapshot
A First Step to Provable Security in Block Ciphers against Side Channel Attacks
inferred← citeshttps://doi.org/10.1109/compsac.2017.210openalex-snapshot
Seer: A Lightweight Online Failure Prediction Approach
inferred← citeshttps://doi.org/10.1109/dft.2008.61openalex-snapshot
Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis
inferred← citeshttps://doi.org/10.1109/dftvs.2001.966796openalex-snapshot
Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecture
inferred← citeshttps://doi.org/10.1109/dftvs.2005.58openalex-snapshot
Securing Scan Design Using Lock and Key Technique
inferred← citeshttps://doi.org/10.1109/dsn.2004.1311880openalex-snapshot
Robust protection against fault-injection attacks on smart cards implementing the advanced encryption standard
inferred← citeshttps://doi.org/10.1109/esscirc.2018.8494319openalex-snapshot
Where Technology Meets Security: Key Storage and Data Separation for System-on-Chips
inferred← citeshttps://doi.org/10.1109/glocom.2018.8648131openalex-snapshot
Multi-Dimensional Data Fusion Intrusion Detection for Stealthy Attacks on Industrial Control Systems
inferred← citeshttps://doi.org/10.1109/i-smac.2017.8058363openalex-snapshot
Security attacks in IoT: A survey
inferred← citeshttps://doi.org/10.1109/iccd46524.2019.00085openalex-snapshot
AdapTimer: Hardware/Software Collaborative Timer Resistant to Flush-Based Cache Attacks on ARM-FPGA Embedded SoC
inferred← citeshttps://doi.org/10.1109/iccke.2017.8167943openalex-snapshot
Amplified template attack of cryptographic algorithms
inferred← citeshttps://doi.org/10.1109/icecs.2006.379806openalex-snapshot
Tamper Resistivity Analysis for Nano-meter LSI with Process Variations
inferred← citeshttps://doi.org/10.1109/icecs.2016.7841220openalex-snapshot
Secure scan chain using test port for tester authentication
inferred← citeshttps://doi.org/10.1109/iceiec.2016.7589684openalex-snapshot
Optical fault injection attacks for flash memory of smartcards
inferred← citeshttps://doi.org/10.1109/icgec.2012.129openalex-snapshot
Self-Checking Gaussian Normal Basis Multiplier over GF(2m) Using Multiplexer Approach
inferred← citeshttps://doi.org/10.1109/iciafs.2010.5715656openalex-snapshot
Remote Cache Timing Attack on Advanced Encryption Standard and countermeasures
inferred← citeshttps://doi.org/10.1109/icma.2007.4303897openalex-snapshot
A New Protect Cryptographic Circuit Approach Using Dynamic Current Model Logic Circuit
inferred← citeshttps://doi.org/10.1109/icvd.2004.1260985openalex-snapshot
Tamper resistance mechanisms for secure embedded systems
inferred← citeshttps://doi.org/10.1109/iscas.2002.1010592openalex-snapshot
Random number generator architecture and VLSI implementation
inferred← citeshttps://doi.org/10.1109/iscc.2002.1021702openalex-snapshot
Active hardware attacks and proactive countermeasures
inferred← citeshttps://doi.org/10.1109/iscc50000.2020.9219627openalex-snapshot
Flush-Detector: More Secure API Resistant to Flush-Based Spectre Attacks on ARM Cortex-A9
inferred← citeshttps://doi.org/10.1109/isdpe.2007.34openalex-snapshot
Trust: Transaction History Based Peer-to-Peer Trust Model
inferred← citeshttps://doi.org/10.1109/isdpe.2007.62openalex-snapshot
An Improved Method of Differential Fault Analysis on the SMS4 Cryptosystem
inferred← citeshttps://doi.org/10.1109/isdpe.2007.72openalex-snapshot
Advanced DES Algorithm against Differential Power Analysis and its Hardware Implementation
inferred← citeshttps://doi.org/10.1109/isemantic59612.2023.10295297openalex-snapshot
Disturbing Bit-transition Using History-based Mechanism against Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/isqed.2015.7085468openalex-snapshot
Side channel attacks in embedded systems: A tale of hostilities and deterrence
inferred← citeshttps://doi.org/10.1109/itcc.2005.62openalex-snapshot
AES power attack based on induced cache miss and countermeasure
inferred← citeshttps://doi.org/10.1109/iwads.2002.1194655openalex-snapshot
Secure network design: A layered approach
inferred← citeshttps://doi.org/10.1109/ntms.2008.ecp.45openalex-snapshot
Fault Analysis Attack on an FPGA AES Implementation
inferred← citeshttps://doi.org/10.1109/pst65910.2025.11268861openalex-snapshot
A Machine Learning-Based Framework for Assessing Cryptographic Indistinguishability of Lightweight Block Ciphers
inferred← citeshttps://doi.org/10.1109/rtas.2019.00016openalex-snapshot
A Novel Side-Channel in Real-Time Schedulers
inferred← citeshttps://doi.org/10.1109/sbcci.2016.7724051openalex-snapshot
Side channel attack on NoC-based MPSoCs are practical: NoC Prime+Probe attack
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00030openalex-snapshot
JAXED: Reverse Engineering DNN Architectures Leveraging JIT GEMM Libraries
inferred← citeshttps://doi.org/10.1109/sp40000.2020.00007openalex-snapshot
JIT Leaks: Inducing Timing Side Channels through Just-In-Time Compilation
inferred← citeshttps://doi.org/10.1109/tc.2002.1004593openalex-snapshot
Examining smart-card security under the threat of power analysis attacks
inferred← citeshttps://doi.org/10.1109/tc.2008.226openalex-snapshot
Concurrent Error Detection and Correction in Gaussian Normal Basis Multiplier over GF(2^m)
inferred← citeshttps://doi.org/10.1109/tcad.2002.804378openalex-snapshot
Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers
inferred← citeshttps://doi.org/10.1109/tcad.2024.3392082openalex-snapshot
SnapMem: Hardware/Software Cooperative Memory Resistant to Cache-Related Attacks on ARM-FPGA Embedded SoC
inferred← citeshttps://doi.org/10.1109/tce.2007.4429275openalex-snapshot
An Efficient Modular Exponentiation Algorithm against Simple Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/tce.2008.4711235openalex-snapshot
A new design of wearable token system for mobile device security
inferred← citeshttps://doi.org/10.1109/tce.2012.6414992openalex-snapshot
A hash-based RFID security protocol for strong privacy protection
inferred← citeshttps://doi.org/10.1109/tcset.2006.4404534openalex-snapshot
DFA Countermneasure Method for LFSR-based Stream Ciphers and Fault Detection Circuit
inferred← citeshttps://doi.org/10.1109/tdsc.2012.23openalex-snapshot
Secure Failure Detection and Consensus in TrustedPals
inferred← citeshttps://doi.org/10.1109/tdsc.2015.2449849openalex-snapshot
Impossible Differential Fault Analysis on the LED Lightweight Cryptosystem in the Vehicular Ad-Hoc Networks
inferred← citeshttps://doi.org/10.1109/test.2003.1271078openalex-snapshot
Parity-based concurrent error detection in symmetric block ciphers
inferred← citeshttps://doi.org/10.1109/tie.2009.2016508openalex-snapshot
Improvements of Juang 's Password-Authenticated Key Agreement Scheme Using Smart Cards
inferred← citeshttps://doi.org/10.1109/tifs.2019.2932230openalex-snapshot
On Side Channel Vulnerabilities of Bit Permutations in Cryptographic Algorithms
inferred← citeshttps://doi.org/10.1109/tifs.2022.3213424openalex-snapshot
SBCMA: Semi-Blind Combined Middle-Round Attack on Bit-Permutation Ciphers With Application to AEAD Schemes
inferred← citeshttps://doi.org/10.1109/tnano.2012.2222663openalex-snapshot
Are QCA cryptographic circuits resistant to power analysis attack?
inferred← citeshttps://doi.org/10.1109/trustcom.2011.138openalex-snapshot
A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2089071openalex-snapshot
A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores
inferred← citeshttps://doi.org/10.1109/tvlsi.2021.3115420openalex-snapshot
Preprocessing of the Physical Leakage Information to Combine Side-Channel Distinguishers
inferred← citeshttps://doi.org/10.1109/wicom.2007.546openalex-snapshot
A New Method Against High-Order Differential Power Analysis
inferred← citeshttps://doi.org/10.1145/1086297.1086337openalex-snapshot
Micro embedded monitoring for security in application specific instruction-set processors
inferred← citeshttps://doi.org/10.1145/2046707.2046754openalex-snapshot
Eliminating the hypervisor attack surface for a more secure cloud
inferred← citeshttps://doi.org/10.1145/2846696.2846698openalex-snapshot
Towards improving software security using language engineering and mbeddr C
inferred← citeshttps://doi.org/10.1145/3023872openalex-snapshot
A Survey of Timing Channels and Countermeasures
inferred← citeshttps://doi.org/10.1145/3199478.3199488openalex-snapshot
Cache Attack on AES for Android Smartphone
inferred← citeshttps://doi.org/10.1145/3359986.3361212openalex-snapshot
Detecting security leaks in hybrid systems with information flow analysis
inferred← citeshttps://doi.org/10.1145/3377811.3380432openalex-snapshot
JVM fuzzing for JIT-induced side-channel detection
inferred← citeshttps://doi.org/10.1145/3394941.3394947openalex-snapshot
Securing Digital Signature Algorithm against Side Channel Attacks
inferred← citeshttps://doi.org/10.1145/3395363.3397365openalex-snapshot
Feedback-driven side-channel analysis for networked applications
inferred← citeshttps://doi.org/10.1145/3460120.3485371openalex-snapshot
Packet Scheduling with Optional Client Privacy
inferred← citeshttps://doi.org/10.1145/3579856.3595803openalex-snapshot
FlushTime: Towards Mitigating Flush-based Cache Attacks via Collaborating Flush Instructions and Timers on ARMv8-A
inferred← citeshttps://doi.org/10.1145/996566.996771openalex-snapshot
Security as a new dimension in embedded system design
inferred← citeshttps://doi.org/10.1201/b17555-26openalex-snapshot
Design Techniques for Hardware Trojan Threat Mitigation
inferred← citeshttps://doi.org/10.12677/sea.2018.71001openalex-snapshot
Research on AES Cache Attack Technology Based on ARM Processor
inferred← citeshttps://doi.org/10.15207/jkcs.2015.6.1.065openalex-snapshot
10.15207/JKCS.2015.6.1.065
inferred← citeshttps://doi.org/10.1587/transfun.e101.a.1035openalex-snapshot
MRO-PUF: Physically Unclonable Function with Enhanced Resistance against Machine Learning Attacks Utilizing Instantaneous Output of Ring Oscillator
inferred← citeshttps://doi.org/10.1587/transfun.e98.a.192openalex-snapshot
Evaluation Method for Access-Driven Cache Attacks Using Correlation Coefficient
inferred← citeshttps://doi.org/10.17485/ijst/2015/v8i31/87299openalex-snapshot
Protected Test Covering using Light Weight Block Cipher
inferred← citeshttps://doi.org/10.17760/d20251582openalex-snapshot
Statistics in side channel analysis
inferred← citeshttps://doi.org/10.23919/date.2018.8342180openalex-snapshot
SCADPA: Side-channel assisted differential-plaintext attack on bit permutation based ciphers
inferred← citeshttps://doi.org/10.28925/2663-4023.2020.10.628openalex-snapshot
CRYPTOVIROLOGY: SECURITY THREATS TO GUARANTEED INFORMATION SYSTEMS AND MEASURES TO COMBAT ENCRYPTION VIRUSES
inferred← citeshttps://doi.org/10.3390/s18124356openalex-snapshot
Securing Real-Time Internet-of-Things
inferred← citeshttps://doi.org/10.34190/iccws.17.1.14openalex-snapshot
Circuit-Variant Moving Target Defense for Side-Channel Attacks
inferred← citeshttps://doi.org/10.3837/tiis.2015.02.018openalex-snapshot
Security Analysis of the Lightweight Cryptosystem TWINE in the Internet of Things
inferred← citeshttps://doi.org/10.3990/1.9789036522823openalex-snapshot
Key management and link-layer security of wireless sensor networks : energy-efficient attack and defense
inferred← citeshttps://doi.org/10.46586/tches.v2020.i1.95-122openalex-snapshot
SITM: See-In-The-Middle Side-Channel Assisted Middle Round Differential Cryptanalysis on SPN Block Ciphers
inferred← citeshttps://doi.org/10.48550/arxiv.1611.06952openalex-snapshot
Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing
inferred← citeshttps://doi.org/10.48550/arxiv.1705.02561openalex-snapshot
A Reconnaissance Attack Mechanism for Fixed-Priority Real-Time Systems
inferred← citeshttps://doi.org/10.48550/arxiv.1803.09710openalex-snapshot
Secure and Reliable Biometric Access Control for Resource-Constrained Systems and IoT
inferred← citeshttps://doi.org/10.48550/arxiv.2001.06519openalex-snapshot
On Scheduler Side-Channels in Dynamic-Priority Real-Time Systems
inferred← citeshttps://doi.org/10.62056/aee0zoja5openalex-snapshot
Provably Secure and Area-Efficient Modular Addition over Boolean Shares
inferred← citeshttps://doi.org/10.70675/06aef71ez4bc3z43f7zbebfzd29eda158e64openalex-snapshot
Sécurisation de l'Internet des objets
inferred← citeshttps://doi.org/10.70675/07a1c205zf8d2z4340zade4zcdc82b4dff4fopenalex-snapshot
Simulating and modeling the effects of laser fault injection on integrated circuits
inferred← citeshttps://doi.org/10.70675/1f8befe7z2f75z4c88zbfe6z9e58cfeaa86copenalex-snapshot
Introduction d'aléas dans les architectures matérielles pour une contribution à la sécurisation de chiffreurs AES dans un contexte IoT
inferred← citeshttps://doi.org/10.70675/41ca56f6z320bz469czadb4zdc104c312e3bopenalex-snapshot
Usuba, Optimizing Bitslicing Compiler
inferred← citeshttps://doi.org/10.70675/4bfe02e7z16cez4fb4z9556z779b8171646eopenalex-snapshot
Ondelettes pour le traitement des signaux compromettants
inferred← citeshttps://doi.org/10.70675/6143d11dz1eacz4074z8dbfz0f78ddec9bb2openalex-snapshot
Unified isolation architecture and mechanisms against side channel attacks for decentralized cloud infrastructures
inferred← citeshttps://doi.org/10.70675/632d6359za318z4f7az91c5z542a49d4184fopenalex-snapshot
Spatial Isolation against Logical Cache-based Side-Channel Attacks in Many-Core Architectures
inferred← citeshttps://doi.org/10.70675/862f9b82zed1fz4a52zab27z677efc73a73aopenalex-snapshot
Design and Cryptanalysis of Post-Quantum Cryptosystems
inferred← citeshttps://doi.org/10.9781/ijimai.2017.437openalex-snapshot
Taxonomies for Reasoning About Cyber-physical Attacks in IoT-based Manufacturing Systems
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.