On the public citation graph
Paradigm: a highly scalable shared-memory multicomputer architecture
0 signed · 79 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/49.105175openalex-snapshot
Sunshine: a high performance self-routing broadband packet switch architecture
inferredcites →https://doi.org/10.1109/cmpcon.1989.301906openalex-snapshot
Shared memory multiprocessors: the right approach to parallel processing
inferredcites →https://doi.org/10.1109/isca.1988.5252openalex-snapshot
The VMP multiprocessor: initial experience, refinements and performance evaluation
inferredcites →https://doi.org/10.1109/isca.1988.5253openalex-snapshot
The Wisconsin Multicube: a new large-scale cache-coherent multiprocessor
inferredcites →https://doi.org/10.1109/isca.1989.714520openalex-snapshot
Multi-level Shared Caching Techniques For Scalability In VMP-MC
inferredcites →https://doi.org/10.1109/isca.1990.134520openalex-snapshot
The directory-based cache coherence protocol for the DASH multiprocessor
inferredcites →https://doi.org/10.1109/isca.1990.134547openalex-snapshot
Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
inferredcites →https://doi.org/10.1109/iss.1990.765724openalex-snapshot
Sunshine: a high performance self-routing broadband packet switch architecture
inferredcites →https://doi.org/10.1145/17356.17399openalex-snapshot
Software-controlled caches in the VMP multiprocessor
inferredcites →https://doi.org/10.1145/2080.357390openalex-snapshot
Computation and communication in R*
inferredcites →https://doi.org/10.1145/285930.285998openalex-snapshot
Improving direct-mapped cache performance by the addition of a small fully-associative cache prefetch buffers
inferredcites →https://doi.org/10.1145/325096.325132openalex-snapshot
The directory-based cache coherence protocol for the DASH multiprocessor
inferredcites →https://doi.org/10.1145/503956.503969openalex-snapshot
The V distributed operating system
inferredcites →https://doi.org/10.1145/633625.52446openalex-snapshot
The VMP multiprocessor: initial experience, refinements, and performance evaluation
inferredcites →https://doi.org/10.1145/633625.52447openalex-snapshot
The Wisconsin multicube: a new large-scale cache-coherent multiprocessor
inferredcites →https://doi.org/10.1145/74925.74928openalex-snapshot
Multi-level shared caching techniques for scalability in VMP-M/C
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.4330050302openalex-snapshot
Kernel‐Kernel communication in a shared‐memory multiprocessor
inferred← citeshttps://doi.org/10.1006/jpdc.1996.0002openalex-snapshot
Cache-Based Synchronization in Shared Memory Multiprocessors
inferred← citeshttps://doi.org/10.1007/3-540-57307-0_29openalex-snapshot
Randomized Shared Memory—Concept and Efficiency of a Scalable Shared Memory Scheme
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_13openalex-snapshot
The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor
inferred← citeshttps://doi.org/10.1007/978-1-4615-3604-8_15openalex-snapshot
Toward Large-Scale Shared Memory Multiprocessing
inferred← citeshttps://doi.org/10.1007/978-3-642-31500-8_15openalex-snapshot
Distributed Memory Virtualization with the Use of SDDSfL
inferred← citeshttps://doi.org/10.1007/bf01245396openalex-snapshot
Trends in multiprocessor and distributed operating systems designs
inferred← citeshttps://doi.org/10.1007/bf01245400openalex-snapshot
Hierarchical clustering: A structure for scalable multiprocessor operating system design
inferred← citeshttps://doi.org/10.1016/0010-4485(94)90055-8openalex-snapshot
Chiron parallel program performance visualization system
inferred← citeshttps://doi.org/10.1016/0141-9331(94)90082-5openalex-snapshot
RSM — a restricted shared memory architecture for high speed interprocessor communication
inferred← citeshttps://doi.org/10.1016/0167-739x(93)90014-gopenalex-snapshot
The M2 hierarchical multiprocessor
inferred← citeshttps://doi.org/10.1023/a:1008103424339openalex-snapshot
Prospects for Optical Interconnects in Distributed, Shared-Memory Organized MIMD Architectures
inferred← citeshttps://doi.org/10.1109/12.902749openalex-snapshot
Hierarchical ring network configuration and performance modeling
inferred← citeshttps://doi.org/10.1109/32.238579openalex-snapshot
Encapsulation of parallelism and architecture-independence in extensible database query execution
inferred← citeshttps://doi.org/10.1109/32.99193openalex-snapshot
Performance prediction and evaluation of parallel processing on a NUMA multiprocessor
inferred← citeshttps://doi.org/10.1109/40.331392openalex-snapshot
Hardware approaches to cache coherence in shared-memory multiprocessors. 2
inferred← citeshttps://doi.org/10.1109/71.262587openalex-snapshot
Access graphs: a model for investigating memory consistency
inferred← citeshttps://doi.org/10.1109/71.852398openalex-snapshot
A class of highly scalable optical crossbar-connected interconnection networks (SOCNs) for parallel computing systems
inferred← citeshttps://doi.org/10.1109/cmpeur.1992.218489openalex-snapshot
The M/sup 2/ hierarchical multiprocessor
inferred← citeshttps://doi.org/10.1109/hicss.1992.183209openalex-snapshot
Reducing message latency by making message passing transparent
inferred← citeshttps://doi.org/10.1109/hicss.1993.270604openalex-snapshot
A survey of hardware solutions for maintenance of cache coherence in shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/hicss.1995.375386openalex-snapshot
A survey of software solutions for maintenance of cache consistency in shared memory multiprocessors
inferred← citeshttps://doi.org/10.1109/hicss.1995.375405openalex-snapshot
Pentium MPP for OLTP applications
inferred← citeshttps://doi.org/10.1109/hicss.1995.375407openalex-snapshot
A survey of distributed shared memory systems
inferred← citeshttps://doi.org/10.1109/icdcs.1993.287702openalex-snapshot
Hardware assist for distributed shared memory
inferred← citeshttps://doi.org/10.1109/icpp.1993.25openalex-snapshot
A Hybrid Shared Memory/Message Passing Parallel Machine
inferred← citeshttps://doi.org/10.1109/icpp.1994.69openalex-snapshot
Comparison of Mesh and Hierarchical Networks for Multiprocessors
inferred← citeshttps://doi.org/10.1109/icpp.1997.622653openalex-snapshot
Performance and configuration of hierarchical ring networks for multiprocessors
inferred← citeshttps://doi.org/10.1109/icpp.2010.52openalex-snapshot
Cubic Ring Networks: A Polymorphic Topology for Network-on-Chip
inferred← citeshttps://doi.org/10.1109/ispan.1997.645050openalex-snapshot
Features of optical interconnects in distributed-shared memory organized MIMD architectures: the ultimate goal
inferred← citeshttps://doi.org/10.1109/mppoi.1995.528662openalex-snapshot
On some architectural issues of optical hierarchical ring networks for shared-memory multiprocessors
inferred← citeshttps://doi.org/10.1109/superc.1992.236669openalex-snapshot
Willow: a scalable shared memory multiprocessor
inferred← citeshttps://doi.org/10.1109/tencon.1993.319990openalex-snapshot
Architecture and operating system design of the M/sup 2/ Database Machine
inferred← citeshttps://doi.org/10.1142/9789814261371_0006openalex-snapshot
A MARKET APPROACH TO OPERATING SYSTEM MEMORY ALLOCATION
inferred← citeshttps://doi.org/10.1145/109025.109062openalex-snapshot
Dynamic and static load scheduling performance on a NUMA shared memory multiprocessor
inferred← citeshttps://doi.org/10.1145/1216262.1216264openalex-snapshot
SMP-SoC is the answer if you ask the right questions
inferred← citeshttps://doi.org/10.1145/1275517.1275518openalex-snapshot
Experience distributing objects in an SMMP OS
inferred← citeshttps://doi.org/10.1145/142111.964620openalex-snapshot
Application-Controlled Physical Memory using External Page-Cache Management
inferred← citeshttps://doi.org/10.1145/143365.143506openalex-snapshot
Characterizing the caching and synchronization performance of a multiprocessor operating system
inferred← citeshttps://doi.org/10.1145/143365.143511openalex-snapshot
Application-controlled physical memory using external page-cache management
inferred← citeshttps://doi.org/10.1145/143371.143506openalex-snapshot
Characterizing the caching and synchronization performance of a multiprocessor operating system
inferred← citeshttps://doi.org/10.1145/143371.143511openalex-snapshot
Application-controlled physical memory using external page-cache management
inferred← citeshttps://doi.org/10.1145/152610.152611openalex-snapshot
Query evaluation techniques for large databases
inferred← citeshttps://doi.org/10.1145/158459.158480openalex-snapshot
Restructuring a parallel simulation to improve cache behavior in a shared-memory multiprocessor
inferred← citeshttps://doi.org/10.1145/169627.169825openalex-snapshot
A distributed shared memory multiprocessor ASURA
inferred← citeshttps://doi.org/10.1145/174134.158480openalex-snapshot
Restructuring a parallel simulation to improve cache behavior in a shared-memory multiprocessor
inferred← citeshttps://doi.org/10.1145/202453.202476openalex-snapshot
A caching model of operating system kernel functionality
inferred← citeshttps://doi.org/10.1145/218646.218651openalex-snapshot
A comprehensive bibliography of distributed shared memory
inferred← citeshttps://doi.org/10.1145/224170.224397openalex-snapshot
The benefits of clustering in shared address space multiprocessors
inferred← citeshttps://doi.org/10.1145/238721.238767openalex-snapshot
The synergy between non-blocking synchronization and operating system structure
inferred← citeshttps://doi.org/10.1145/504390.504414openalex-snapshot
A caching model of operating system kernel functionality
inferred← citeshttps://doi.org/10.14288/1.0365936openalex-snapshot
Inter-process communication in disaggregated datacenters
inferred← citeshttps://doi.org/10.5555/1267638.1267650openalex-snapshot
HIPEC - HIGH PERFORMANCE EXTERNAL VIRTUAL MEMORY CACHING
inferred← citeshttps://doi.org/10.5555/1267638.1267652openalex-snapshot
A caching model of operating system kernel functionality
inferred← citeshttps://doi.org/10.5753/sbac-pad.1995.19851openalex-snapshot
Anéis e Hierarquias de Anéis com Interconexões ANSI/IEEE SCI
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.