On the public citation graph

Constant-g/sub m/ rail-to-rail CMOS op-amp input stage with overlapped transition regions

https://doi.org/10.1109/4.743758
0 signed · 81 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-1-4757-2353-3_2openalex-snapshot
Low-Voltage Low-Power Amplifiers
inferredcites →https://doi.org/10.1007/bf01272648openalex-snapshot
CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input stage
inferredcites →https://doi.org/10.1109/4.340424openalex-snapshot
A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries
inferredcites →https://doi.org/10.1109/4.568838openalex-snapshot
A high bandwidth constant g/sub m/ and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems
inferredcites →https://doi.org/10.1109/4.90040openalex-snapshot
A rail-to-rail CMOS op amp
inferredcites →https://doi.org/10.1109/81.477199openalex-snapshot
Universal constant-g/sub m/ input-stage architectures for low-voltage op amps
inferredcites →https://doi.org/10.1109/81.477206openalex-snapshot
Low-voltage analog IC design in CMOS technology
inferredcites →https://doi.org/10.1109/82.386181openalex-snapshot
Constant transconductance CMOS amplifier input stage with rail-to-rail input common mode voltage range
inferredcites →https://doi.org/10.1109/etlpds.1996.508870openalex-snapshot
Low-power low-voltage VLSI operational amplifier cells
inferredcites →https://doi.org/10.1109/iscas.1993.393972openalex-snapshot
A low-voltage CMOS op amp with a rail-to-rail constant-g/sub m/ input stage and a class AB rail-to-rail output stage
inferredcites →https://doi.org/10.1109/iscas.1993.394008openalex-snapshot
Designing operational transconductance amplifiers for low voltage operation
inferredcites →https://doi.org/10.1109/iscas.1993.692895openalex-snapshot
A low-voltage CMOS op amp with a rail-to-rail constant-gm input stage and a class ab rail-to-rail output stage
inferredcites →https://doi.org/10.1109/iscas.1993.692928openalex-snapshot
Low-voltage Low-power Amplifiers
inferredcites →https://doi.org/10.1109/iscas.1994.409420openalex-snapshot
A 1.75 V rail-to-rail CMOS op amp
inferredcites →https://doi.org/10.5860/choice.32-2760openalex-snapshot
Design of analog integrated circuits and systems

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4648414openalex-extracted
inferred← citeshttps://doi.org/10.1007/s00202-011-0229-zopenalex-snapshot
Rail-to-rail input/output operational transconductance amplifier (OTA) with high CMRR and PSRR
inferred← citeshttps://doi.org/10.1007/s10470-009-9423-6openalex-snapshot
Rail-to-rail BiCMOS operational amplifier using input signal adapters with floating outputs
inferred← citeshttps://doi.org/10.1007/s10470-019-01517-8openalex-snapshot
Energy-efficient DAC switching scheme with operation-mode configurability for SAR ADCs
inferred← citeshttps://doi.org/10.1016/j.mejo.2015.12.001openalex-snapshot
Input–output Rail-to-Rail CMOS CCII for low voltage–low power applications
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106098openalex-snapshot
A 65 nm CMOS rail-to-rail auto-zero operational amplifier based on charge pump internal power supply
inferred← citeshttps://doi.org/10.1016/j.proeng.2012.01.436openalex-snapshot
Design and Analysis of a High-Gain Rail-To-Rail Operational Amplifier
inferred← citeshttps://doi.org/10.1016/j.vlsi.2003.09.003openalex-snapshot
Rail-to-rail constant-g operational amplifier for video applications
inferred← citeshttps://doi.org/10.1023/a:1022557817503openalex-snapshot
Input/Output Rail-to-Rail CMOS Operational Amplifier with Shaped Common-Mode Response
inferred← citeshttps://doi.org/10.1023/b:alog.0000031430.57002.36openalex-snapshot
Common-Mode Response Overlapping vs. Shaping in Rail-to-Rail Op-Amp Input Stages
inferred← citeshttps://doi.org/10.1038/s41598-025-28536-yopenalex-snapshot
A fully integrated harmonic injection and envelope-tracking architecture to extend the linearity of RF power amplifiers under high PAPR
inferred← citeshttps://doi.org/10.1049/el:20021054openalex-snapshot
Rail-to-rail amplifier input stage with constant g m and commonmode elimination
inferred← citeshttps://doi.org/10.1049/ip-cds:20040136openalex-snapshot
Transistor inversion level independent circuit technique for low-voltage rail-to-rail amplifiers
inferred← citeshttps://doi.org/10.1080/00207217.2010.482064openalex-snapshot
A low-voltage complementary metal-oxide semiconductor adapter circuit suitable for input rail-to-rail operation
inferred← citeshttps://doi.org/10.1080/00207217.2024.2354061openalex-snapshot
A high current efficiency rail-to-rail operational amplifier
inferred← citeshttps://doi.org/10.1088/1674-1056/23/7/078401openalex-snapshot
Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process
inferred← citeshttps://doi.org/10.1088/1674-4926/30/3/035004openalex-snapshot
System on chip thermal vacuum sensor based on standard CMOS process
inferred← citeshttps://doi.org/10.1109/apede59883.2024.10715824openalex-snapshot
Circuit Design Method for Reducing Static Current Consumption and Integrated Circuit Die Self-Heating in High-Temperature Transimpedance and Operational Amplifiers Based on Field-Effect Transistors
inferred← citeshttps://doi.org/10.1109/apmc.2001.985640openalex-snapshot
A rail-to-rail CMOS operational amplifier design for low voltage systems
inferred← citeshttps://doi.org/10.1109/cisp-bmei.2017.8302085openalex-snapshot
A Gm-C operational amplifier for analog signal processing
inferred← citeshttps://doi.org/10.1109/dac63849.2025.11133182openalex-snapshot
A PulseWidth-IN-PulseWidth-Out Universal Nonlinear Processing Element for Time-Domain In-Memory Computing Systems
inferred← citeshttps://doi.org/10.1109/ecctd.2007.4529525openalex-snapshot
A rail-to-rail op amp for VLSI cell with constant performance
inferred← citeshttps://doi.org/10.1109/embc.2013.6610284openalex-snapshot
1.2V constant-gm rail-to-rail CMOS Op-Amp input stage with new overlapped transition regions technique for ECG amplifier
inferred← citeshttps://doi.org/10.1109/icasic.2007.4415709openalex-snapshot
System design of a low noise, low offset instrumentation amplifier with chopper stabilization
inferred← citeshttps://doi.org/10.1109/icbbe.2010.5516532openalex-snapshot
A Compact High-Accuracy Rail-to-Rail CMOS Operational Amplifier
inferred← citeshttps://doi.org/10.1109/icccas.2009.5250437openalex-snapshot
A 0.5V Constant-gm rail-to-rail OPAMP using a bulk-driven signal compressor
inferred← citeshttps://doi.org/10.1109/icccas65806.2025.11102681openalex-snapshot
Constant- $g_{m}$ Rail-To-Rail Input/Output Operational Amplifier
inferred← citeshttps://doi.org/10.1109/icecs.2011.6122276openalex-snapshot
Extremely simple constant-gm technique for low voltage rail-to-rail amplifier input stage
inferred← citeshttps://doi.org/10.1109/icm.2012.6471440openalex-snapshot
Automated design technique for constant-g m rail-to-rail for OTA input stage
inferred← citeshttps://doi.org/10.1109/icm.2016.7847904openalex-snapshot
A self-biased operational amplifier of constant gm for 1.5 V rail-to-rail operation in 130nm CMOS
inferred← citeshttps://doi.org/10.1109/icmel.2008.4559306openalex-snapshot
Input adapter based BiCMOS operational amplifier with rail-to-rail capability
inferred← citeshttps://doi.org/10.1109/iscas.2000.857543openalex-snapshot
A programmable rail-to-rail constant-g/sub m/ input structure for LV amplifier
inferred← citeshttps://doi.org/10.1109/iscas.2002.1010297openalex-snapshot
Common-mode response shaping in rail-to-rail op-amp input stages
inferred← citeshttps://doi.org/10.1109/iscas.2005.1465149openalex-snapshot
Novel and Robust Constant-g>inf /inf
inferred← citeshttps://doi.org/10.1109/iscas.2005.1465151openalex-snapshot
Constant-g>inf /inf
inferred← citeshttps://doi.org/10.1109/iscas.2008.4541451openalex-snapshot
A fully differential charge pump with accurate current matching and rail-to-rail common-mode feedback circuit
inferred← citeshttps://doi.org/10.1109/iscas.2012.6272175openalex-snapshot
Offset correction of low power, high precision op amp using digital assist for biomedical applications
inferred← citeshttps://doi.org/10.1109/iwsoc.2005.101openalex-snapshot
System on chip: challenges and design for manufacturing
inferred← citeshttps://doi.org/10.1109/jssc.2003.814430openalex-snapshot
Constant-gm constant-slew-rate high-bandwidth low-voltage rail-to-rail cmos input stage for vlsi cell libraries
inferred← citeshttps://doi.org/10.1109/mwscas.2005.1594090openalex-snapshot
Low voltage rail-to-rail operational amplifier based on flipped voltage followers
inferred← citeshttps://doi.org/10.1109/mwscas.2005.1594473openalex-snapshot
A low-voltage high-PSRR CMOS PTAT & constant-g/sub m/ reference circuit
inferred← citeshttps://doi.org/10.1109/mwscas.2011.6026521openalex-snapshot
Low power integrated potentiostat design for μelectrodes with improved accuracy
inferred← citeshttps://doi.org/10.1109/newcas.2006.250922openalex-snapshot
A CMOS Fingerprint Sensor Based on Skin Resistivity
inferred← citeshttps://doi.org/10.1109/newcas.2010.5603939openalex-snapshot
Rail-to-rail input stages: A voltage-mode design technique and a figure-of-merit
inferred← citeshttps://doi.org/10.1109/piere62470.2024.10804990openalex-snapshot
Circuitry of Operational Amplifiers with CMOS and JFET Input Differential Stages without Classical Reference Current Sources
inferred← citeshttps://doi.org/10.1109/ropec.2016.7830521openalex-snapshot
Small size class AB amplifier for energy harvesting with ultra low power, high gain, and high CMRR
inferred← citeshttps://doi.org/10.1109/ropec.2017.8261574openalex-snapshot
Enhanced gain, low voltage, rail-to-rail buffer amplifier suitable for energy harvesting
inferred← citeshttps://doi.org/10.1109/tcsi.2004.840290openalex-snapshot
A rail-to-rail amplifier input stage with /spl plusmn/0.35%g/sub m/ fluctuation
inferred← citeshttps://doi.org/10.1109/tcsi.2016.2577838openalex-snapshot
Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits
inferred← citeshttps://doi.org/10.1109/tcsii.2007.902216openalex-snapshot
An Ultra-Low-Voltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing
inferred← citeshttps://doi.org/10.1109/tcsii.2008.2009961openalex-snapshot
Low Voltage Differential Input Stage With Improved CMRR and True Rail-to-Rail Common Mode Input Range
inferred← citeshttps://doi.org/10.1109/tns.2008.920256openalex-snapshot
A Very-Front-End ADC for the Electromagnetic Calorimeter of the International Linear Collider
inferred← citeshttps://doi.org/10.1109/tpsd.2007.4380358openalex-snapshot
A 1-V Quasi Rail-to-Rail Operational Amplifier with a Single Input Differential Pair
inferred← citeshttps://doi.org/10.1109/vlsic.2000.852866openalex-snapshot
A DDR/SDR-compatible SDRAM design with a three-size flexible column redundancy
inferred← citeshttps://doi.org/10.1109/vlsid.2006.23openalex-snapshot
A rail-to-rail I/O operational amplifier with 0.5% g/sub m/ fluctuation using double p-channel differential input pairs
inferred← citeshttps://doi.org/10.1109/weconf61770.2024.10564615openalex-snapshot
Class AB Differential Stage on Complementary Field-Effect Transistors (CJFET, CCMOS) and Inclusion Schemes in Micro-Power High-Speed Operational Amplifiers
inferred← citeshttps://doi.org/10.1142/s0218127402006205openalex-snapshot
AN EQUATION FOR GENERATING CHAOS AND ITS MONOLITHIC IMPLEMENTATION
inferred← citeshttps://doi.org/10.11591/ijeecs.v24.i1.pp61-69openalex-snapshot
Current mismatch reduction in charge pumps using regulated current stealing-injecting transistors for PLLs
inferred← citeshttps://doi.org/10.14445/23488549/ijece-v10i12p102openalex-snapshot
A Review on Low-Power Two-Stage CMOS Operational Amplifiers
inferred← citeshttps://doi.org/10.14801/jkiit.2022.20.1.65openalex-snapshot
Folded Cascode OP Amp Design for Constant Transconductance Independent of Input Voltage Magnitude
inferred← citeshttps://doi.org/10.30987/conferencearticle_5c19e5f77cfd57.09332918openalex-snapshot
COMPARATIVE ANALYSIS OF GM CONSANT METHODS OF THE RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER INPUT STAGE IN INPUT COMMON-MODE SIGNAL RANGE
inferred← citeshttps://doi.org/10.31274/etd-180810-113openalex-snapshot
A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness
inferred← citeshttps://doi.org/10.3390/electronics13173511openalex-snapshot
A CMOS Rail-to-Rail Class AB Second-Generation Voltage Conveyor and Its Application in a Relaxation Oscillator
inferred← citeshttps://doi.org/10.3390/mi17091104openalex-snapshot
A Low-Power Chopper-Stabilized Readout Interface ASIC for High-Resolution TMR Magnetometers
inferred← citeshttps://doi.org/10.3390/s20174997openalex-snapshot
An Improved Design and Implementation of a Range-Controlled Communication System for Mobile Phones
inferred← citeshttps://doi.org/10.54097/1xdcgk45openalex-snapshot
Circuit Techniques for Overcoming Gain-Bandwidth Limitations in Amplifiers
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.