On the public citation graph

Design principles for packet parsers

https://doi.org/10.1109/ancs.2013.6665172
0 signed · 95 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/j.1538-7305.1970.tb01770.xopenalex-snapshot
An Efficient Heuristic Procedure for Partitioning Graphs
inferredcites →https://doi.org/10.1109/aero.2007.352793openalex-snapshot
Hardware-Accelerated Parser for Extraction of Metadata in Semantic Network Content
inferredcites →https://doi.org/10.1109/ancs.2011.12openalex-snapshot
400 Gb/s Programmable Packet Parsing on a Single FPGA
inferredcites →https://doi.org/10.1109/compsym.2010.5685467openalex-snapshot
Hardware accelerated XML parsers with well form checkers and abstract classification tables
inferredcites →https://doi.org/10.1109/dac.1982.1585498openalex-snapshot
A Linear-Time Heuristic for Improving Network Partitions
inferredcites →https://doi.org/10.1109/fccm.2006.18openalex-snapshot
A Scalable Hybrid Regular Expression Pattern Matcher
inferredcites →https://doi.org/10.1109/infcom.2010.5462139openalex-snapshot
Leaping Multiple Headers in a Single Bound: Wire-Speed Parsing Using the Kangaroo System
inferredcites →https://doi.org/10.1109/infcom.2012.6195546openalex-snapshot
Hardware-accelerated regular expression matching at multiple tens of Gb/s
inferredcites →https://doi.org/10.1109/infocom.2006.204openalex-snapshot
High-Performance Pattern-Matching for Intrusion Detection
inferredcites →https://doi.org/10.1109/mm.2010.81openalex-snapshot
Rethinking Digital Design: Why Design Must Change
inferredcites →https://doi.org/10.1137/s0097539796308217openalex-snapshot
Fast Approximate Graph Partitioning Algorithms

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4570997openalex-extracted
inferred← citeshttps://doi.org/10.1002/nem.2043openalex-snapshot
Smashing OpenFlow's “atomic” actions: Programmable data plane packet manipulation in hardware
inferred← citeshttps://doi.org/10.1007/978-3-031-73110-5_3openalex-snapshot
The Serial Data Processing Unit: High Performance with Parallelism in Network Processing
inferred← citeshttps://doi.org/10.1007/978-3-319-67639-5_18openalex-snapshot
Implementing a Per-Flow Token Bucket Using Open Packet Processor
inferred← citeshttps://doi.org/10.1016/j.comnet.2024.110246openalex-snapshot
An open-source P416 compiler backend for reconfigurable match-action table switches: Making networking innovation accessible
inferred← citeshttps://doi.org/10.1016/j.comnet.2025.111240openalex-snapshot
Memory-efficient programmable packet parsing for multi-tenant terabit networks
inferred← citeshttps://doi.org/10.1109/access.2020.2970683openalex-snapshot
P4 to FPGA-A Fast Approach for Generating Efficient Network Processors
inferred← citeshttps://doi.org/10.1109/access.2020.2996660openalex-snapshot
Flexible Software-Defined Packet Processing Using Low-Area Hardware
inferred← citeshttps://doi.org/10.1109/access.2023.3275756openalex-snapshot
A Survey on P4 Challenges in Software Defined Networks: P4 Programming
inferred← citeshttps://doi.org/10.1109/ancs.2015.7110120openalex-snapshot
Parsing application layer protocol with commodity hardware for SDN
inferred← citeshttps://doi.org/10.1109/asap.2018.8445123openalex-snapshot
An Explicitly Parallel Architecture for Packet Parsing in Software Defined Networks
inferred← citeshttps://doi.org/10.1109/cns.2017.8228685openalex-snapshot
Open-source flexible packet parser for high data rate agile network probe
inferred← citeshttps://doi.org/10.1109/comst.2017.2689819openalex-snapshot
A Survey on the Security of Stateful SDN Data Planes
inferred← citeshttps://doi.org/10.1109/comst.2018.2868692openalex-snapshot
A Review of Software-Defined WLANs: Architectures and Central Control Mechanisms
inferred← citeshttps://doi.org/10.1109/comst.2018.2876196openalex-snapshot
FPGA-Assisted DPI Systems: 100 Gbit/s and Beyond
inferred← citeshttps://doi.org/10.1109/fccm.2016.46openalex-snapshot
P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers
inferred← citeshttps://doi.org/10.1109/fccm.2019.00037openalex-snapshot
Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design
inferred← citeshttps://doi.org/10.1109/fpt.2015.7393125openalex-snapshot
Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA
inferred← citeshttps://doi.org/10.1109/hpsr.2018.8850761openalex-snapshot
A Survey on the Programmable Data Plane: Abstractions, Architectures, and Open Problems
inferred← citeshttps://doi.org/10.1109/hpsr.2019.8808105openalex-snapshot
Reducing Crossbar Costs in the Match-Action Pipeline
inferred← citeshttps://doi.org/10.1109/hpsr48589.2020.9098978openalex-snapshot
Bridging the Gap: FPGAs as Programmable Switches
inferred← citeshttps://doi.org/10.1109/hpsr52026.2021.9481797openalex-snapshot
Run-to-Completion versus Pipelined: The Case of 100 Gbps Packet Parsing
inferred← citeshttps://doi.org/10.1109/hpsr57248.2023.10147967openalex-snapshot
A Multi-Table Programmable Parser for Satellite Networks
inferred← citeshttps://doi.org/10.1109/iaeac47372.2019.8998071openalex-snapshot
A Configuration-Based Method For Conversion Between Binary Structure Data And JSON
inferred← citeshttps://doi.org/10.1109/iaecst64597.2024.11117880openalex-snapshot
Design and Implementation of a 100G Ethernet TCP/IP Protocol Stack Offload Engine
inferred← citeshttps://doi.org/10.1109/icaect60202.2024.10468979openalex-snapshot
FPGA Architecture for High-speed TCAM-based Packet Parsing
inferred← citeshttps://doi.org/10.1109/iccitechn.2017.8281842openalex-snapshot
Survey of domain specific languages to build packet parsers for industrial protocols
inferred← citeshttps://doi.org/10.1109/iccke.2018.8566590openalex-snapshot
P4 to SDNet: Automatic Generation of an Efficient Protocol-Independent Packet Parser on Reconfigurable Hardware
inferred← citeshttps://doi.org/10.1109/iccse49874.2020.9201881openalex-snapshot
PPB: a Path-based Packet Batcher to Accelerate Vector Packet Processor
inferred← citeshttps://doi.org/10.1109/icice.2017.8478986openalex-snapshot
A Design of Programmable Parser Generation System Based on Dynamic Programming
inferred← citeshttps://doi.org/10.1109/icin48450.2020.9059417openalex-snapshot
Offloading Online MapReduce tasks with Stateful Programmable Data Planes
inferred← citeshttps://doi.org/10.1109/icpeca63937.2025.10928950openalex-snapshot
Research on Configuration Data Generation Algorithm for HyperParser
inferred← citeshttps://doi.org/10.1109/icsess.2017.8342922openalex-snapshot
FPGA-based packets processing acceleration platform for VNF
inferred← citeshttps://doi.org/10.1109/infocom.2016.7524421openalex-snapshot
Compiling packet forwarding rules for switch pipelined architecture
inferred← citeshttps://doi.org/10.1109/iscas46773.2023.10182176openalex-snapshot
An Area-efficient Memory-based Architecture for P4-programmable Streaming Parsers in FPGAs
inferred← citeshttps://doi.org/10.1109/iscas48785.2022.9937607openalex-snapshot
A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing
inferred← citeshttps://doi.org/10.1109/jlt.2017.2760013openalex-snapshot
Optically-Enabled Bloom Filter Label Forwarding Using a Silicon Photonic Switching Matrix
inferred← citeshttps://doi.org/10.1109/jsac.2020.2986693openalex-snapshot
Building and Testing Modular Programs for Programmable Data Planes
inferred← citeshttps://doi.org/10.1109/jsyst.2020.3000999openalex-snapshot
Lookaside: Augmenting the Performance of Packet Processing Pipeline
inferred← citeshttps://doi.org/10.1109/kbei.2019.8734914openalex-snapshot
Performance improvement and hardware implementation of Open Flow switch using FPGA
inferred← citeshttps://doi.org/10.1109/lcomm.2019.2944812openalex-snapshot
TOSwitch: Programmable and High-Throughput Switch Using Hybrid Switching Chips
inferred← citeshttps://doi.org/10.1109/nana.2019.00034openalex-snapshot
Ripple: An Efficient Runtime Reconfigurable P4 Data Plane for Multicore Systems
inferred← citeshttps://doi.org/10.1109/netsoft.2017.8004106openalex-snapshot
Smashing SDN "built-in" actions: Programmable data plane packet manipulation in hardware
inferred← citeshttps://doi.org/10.1109/noms.2018.8406227openalex-snapshot
Fast packet classification on OpenFlow switches using multiple R*-tree based bitmap intersection
inferred← citeshttps://doi.org/10.1109/noms47738.2020.9110355openalex-snapshot
PRIME: Programming In-Network Modular Extensions
inferred← citeshttps://doi.org/10.1109/norchip.2018.8573461openalex-snapshot
Low-latency Packet Parsing in Software Defined Networks
inferred← citeshttps://doi.org/10.1109/norchip.2019.8906959openalex-snapshot
An Explicitly Parallel Architecture for Packet Processing in Software Defined Networks
inferred← citeshttps://doi.org/10.1109/pst.2016.7906997openalex-snapshot
Intrusion detection in a private network by satisfying constraints
inferred← citeshttps://doi.org/10.1109/reconfig.2016.7857156openalex-snapshot
Automated synthesis of FPGA-based packet filters for 100 Gbps network monitoring applications
inferred← citeshttps://doi.org/10.1109/sahcn.2018.8397154openalex-snapshot
Demonstration of Path-Based Packet Batcher for Accelerating Vectorized Packet Processing
inferred← citeshttps://doi.org/10.1109/tnet.2020.3020869openalex-snapshot
Elmo: Source Routed Multicast for Public Clouds
inferred← citeshttps://doi.org/10.1109/tnet.2023.3307641openalex-snapshot
Programming Network Stack for Physical Middleboxes and Virtualized Network Functions
inferred← citeshttps://doi.org/10.1109/ucc56403.2022.00024openalex-snapshot
Open Source Compiling for V1Model RMT Switch: Making Data Center Networking Innovation Accessible
inferred← citeshttps://doi.org/10.1145/3050220.3050231openalex-snapshot
Whippersnapper
inferred← citeshttps://doi.org/10.1145/3098822.3098823openalex-snapshot
dRMT
inferred← citeshttps://doi.org/10.1145/3098822.3098829openalex-snapshot
Language-Directed Hardware Design for Network Performance Monitoring
inferred← citeshttps://doi.org/10.1145/3098822.3098839openalex-snapshot
DRILL
inferred← citeshttps://doi.org/10.1145/3174243.3174270openalex-snapshot
P4-Compatible High-Level Synthesis of Low Latency 100 Gb/s Streaming Packet Parsers in FPGAs
inferred← citeshttps://doi.org/10.1145/3341302.3342066openalex-snapshot
Elmo
inferred← citeshttps://doi.org/10.1145/3387514.3405872openalex-snapshot
Composing Dataplane Programs with μP4
inferred← citeshttps://doi.org/10.1145/3422604.3425928openalex-snapshot
Challenging the Stateless Quo of Programmable Switches
inferred← citeshttps://doi.org/10.1145/3431920.3439303openalex-snapshot
Design Principles for Packet Deparsers on FPGAs
inferred← citeshttps://doi.org/10.1145/3447868openalex-snapshot
The Programmable Data Plane
inferred← citeshttps://doi.org/10.1145/3458817.3476178openalex-snapshot
Flare
inferred← citeshttps://doi.org/10.1145/3503222.3507726openalex-snapshot
Taurus: a data plane architecture for per-packet ML
inferred← citeshttps://doi.org/10.1145/3519939.3523715openalex-snapshot
Leapfrog: certified equivalence for protocol parsers
inferred← citeshttps://doi.org/10.1145/3557727openalex-snapshot
Symbolic Analysis for Data Plane Programs Specialization
inferred← citeshttps://doi.org/10.1145/3696348.3696897openalex-snapshot
Rethinking the Switch Architecture for Stateful In-network Computing
inferred← citeshttps://doi.org/10.1587/transcom.2018ebp3333openalex-snapshot
Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches
inferred← citeshttps://doi.org/10.17762/ijcnis.v12i3.4734openalex-snapshot
HP4 High-Performance Programmable Packet Parser
inferred← citeshttps://doi.org/10.29393/tdudec-15vc1ef15openalex-snapshot
Explicit feedback for congestion control in Science DMZ cyberinfrastructures based on programable data-plane switches.
inferred← citeshttps://doi.org/10.3390/app12178734openalex-snapshot
MAToC: A Novel Match-Action Table Architecture on Corundum for 8 × 25G Networking
inferred← citeshttps://doi.org/10.3390/electronics11091501openalex-snapshot
100 Gbps Dynamic Extensible Protocol Parser Based on an FPGA
inferred← citeshttps://doi.org/10.3390/electronics14244850openalex-snapshot
Templated and Overlay HW/SW Co-Optimization for Crossbar-Free P4 Deparser FPGA Architectures
inferred← citeshttps://doi.org/10.3390/electronics15020270openalex-snapshot
Dynamic Protocol Parse Based on a General Protocol Description Language
inferred← citeshttps://doi.org/10.3390/fi16090307openalex-snapshot
PrismParser: A Framework for Implementing Efficient P4-Programmable Packet Parsers on FPGA
inferred← citeshttps://doi.org/10.3390/mi14081560openalex-snapshot
The Design of a Dynamic Configurable Packet Parser Based on FPGA
inferred← citeshttps://doi.org/10.3390/sym11101265openalex-snapshot
A Fast Approach for Generating Efficient Parsers on FPGAs
inferred← citeshttps://doi.org/10.34218/ijcet_16_03_017openalex-snapshot
RECONFIGURABLE FPGA-BASED ACCELERATION OF RTL SIMULATION AND CO-SIMULATION FOR DATACENTER WORKLOADS
inferred← citeshttps://doi.org/10.48550/arxiv.2008.08697openalex-snapshot
Toward an Abstract Model of Programmable Data Plane Devices
inferred← citeshttps://doi.org/10.5753/sbc.5929.0.3openalex-snapshot
Introdução à linguagem de programação P4, o futuro das redes
inferred← citeshttps://doi.org/10.70675/0a0c651az4d5ez4cadzb3a5z582144bb88f3openalex-snapshot
Towards network softwarization : a modular approach for network control delegation
inferred← citeshttps://doi.org/10.70675/18773748zcd4az4042z9d40z0471c56ad301openalex-snapshot
Software Datapaths for Multi-Tenant Packet Processing
inferred← citeshttps://doi.org/10.70675/d1345aa0z505ez4001za9f2z4c70777312aeopenalex-snapshot
Hardware and software co-design toward flexible terabits per second traffic processing
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.