On the public citation graph

The Challenges for High Performance Embedded Systems

https://doi.org/10.1109/dsd.2006.87
0 signed · 34 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/0-306-48706-3_13openalex-snapshot
Application-Domain-Driven System Design for Pervasive Video Processing
inferredcites →https://doi.org/10.1007/3-540-45937-5_14openalex-snapshot
StreamIt: A Language for Streaming Applications
inferredcites →https://doi.org/10.1007/978-3-540-24644-2_27openalex-snapshot
A Preliminary Study on the Vectorization of Multimedia Applications for Multimedia Extensions
inferredcites →https://doi.org/10.1016/0167-6423(91)90001-eopenalex-snapshot
Synchronous programming with events and relations: the SIGNAL language and its semantics
inferredcites →https://doi.org/10.1016/b978-155860702-6/50048-xopenalex-snapshot
Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems
inferredcites →https://doi.org/10.1023/a:1007559022013openalex-snapshot
A Vectorizing Compiler for Multimedia Extensions
inferredcites →https://doi.org/10.1109/5.97300openalex-snapshot
The synchronous data flow programming language LUSTRE
inferredcites →https://doi.org/10.1109/isca.2000.854395openalex-snapshot
Clock rate versus IPC: the end of the road for conventional microarchitectures
inferredcites →https://doi.org/10.1109/jproc.2002.805826openalex-snapshot
The synchronous languages 12 years later
inferredcites →https://doi.org/10.1142/s0218126603000763openalex-snapshot
POLYCHRONY for System Design
inferredcites →https://doi.org/10.1145/1111037.1111054openalex-snapshot
N -synchronous Kahn networks
inferredcites →https://doi.org/10.1145/337292.337511openalex-snapshot
YAPI
inferredcites →https://doi.org/10.1145/337292.337515openalex-snapshot
COSY communication IP's
inferredcites →https://doi.org/10.1145/339647.339691openalex-snapshot
Clock rate versus IPC
inferredcites →https://doi.org/10.1145/349299.349320openalex-snapshot
Exploiting superword level parallelism with multimedia instruction sets
inferredcites →https://doi.org/10.1145/357401.357403openalex-snapshot
Decoupled access/execute computer architectures
inferredcites →https://doi.org/10.1145/859618.859667openalex-snapshot
Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture
inferredcites →https://doi.org/10.13140/rg.2.1.4128.7843openalex-snapshot
Globally-Asynchronous Locally-Synchronous Systems
inferredcites →https://doi.org/10.7551/mitpress/5641.003.0021openalex-snapshot
The Foundations of Esterel

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1016/j.microrel.2018.03.019openalex-snapshot
Energy-Delay-FIT Product to compare processors and algorithm implementations
inferred← citeshttps://doi.org/10.1016/j.sysarc.2010.06.007openalex-snapshot
Hardware/software support for adaptive work-stealing in on-chip multiprocessor
inferred← citeshttps://doi.org/10.1109/date.2012.6176571openalex-snapshot
Design of streaming applications on MPSoCs using abstract clocks
inferred← citeshttps://doi.org/10.1109/fpl.2012.6339218openalex-snapshot
On the automatic integration of hardware accelerators into FPGA-based embedded systems
inferred← citeshttps://doi.org/10.1109/iit.2009.5413786openalex-snapshot
Conceptual modeling of petascale computer systems
inferred← citeshttps://doi.org/10.1109/ipdps.2011.284openalex-snapshot
A Fast Heuristic for Scheduling Parallel Software with Respect to Energy and Timing Constraints
inferred← citeshttps://doi.org/10.1109/iti.2007.4283842openalex-snapshot
Reusable Component Analysis for Component-Based Embedded Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtcsa.2007.32openalex-snapshot
Contract-Based ReusableWorst-Case Execution Time Estimate
inferred← citeshttps://doi.org/10.1109/sc.2010.13openalex-snapshot
Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing
inferred← citeshttps://doi.org/10.1145/1450058.1450075openalex-snapshot
Energy efficient streaming applications with guaranteed throughput on MPSoCs
inferred← citeshttps://doi.org/10.21236/ada532933openalex-snapshot
Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing
inferred← citeshttps://doi.org/10.21236/ada611117openalex-snapshot
Principles of Trust for Embedded Systems
inferred← citeshttps://doi.org/10.5075/epfl-thesis-5069openalex-snapshot
Dataflow Programming for Systems Design Space Exploration for Multicore Platforms
inferred← citeshttps://doi.org/10.5121/ijcnc.2012.4204openalex-snapshot
Performance Modelling of Multicore and Manycore Networked systems
inferred← citeshttps://doi.org/10.70675/a593f93bz1c10z4114z9eeez1b24a422f0a6openalex-snapshot
Programming methodologies for ADAS applications in parallel heterogeneous architectures
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.