On the public citation graph

Characterizing Endurance Degradation of Incremental Switching in Analog RRAM for Neuromorphic Systems

https://doi.org/10.1109/iedm.2018.8614664

0 signed · 71 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.5149495openalex-extracted

Hamun: An Approximate Computation Method to Prolong the Lifespan of Reram-Based Accelerators

inferred← citeshttps://doi.org/10.1016/b978-0-08-102782-0.00019-8openalex-snapshot

Spiking neural networks for inference and learning: a memristor-based design perspective

inferred← citeshttps://doi.org/10.1016/b978-0-12-820758-1.00009-1openalex-snapshot

Computing with nonvolatile memories for artificial intelligence

inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103444openalex-snapshot

Hamun: An approximate computing method to prolong the lifespan of ReRAM-based accelerators

inferred← citeshttps://doi.org/10.1038/s41467-022-28303-xopenalex-snapshot

High-precision and linear weight updates by subnanosecond pulses in ferroelectric tunnel junction for neuro-inspired computing

inferred← citeshttps://doi.org/10.1038/s41467-022-33629-7openalex-snapshot

Experimentally validated memristive memory augmented neural network with efficient hashing and similarity search

inferred← citeshttps://doi.org/10.1038/s41928-020-0435-7openalex-snapshot

Neuro-inspired computing chips

inferred← citeshttps://doi.org/10.1039/d3ma00069aopenalex-snapshot

Enhancing memristor fundamentals through instrumental characterization and understanding reliability issues

inferred← citeshttps://doi.org/10.1063/5.0149393openalex-snapshot

A review on device requirements of resistive random access memory (RRAM)-based neuromorphic computing

inferred← citeshttps://doi.org/10.1063/5.0239966openalex-snapshot

Ferroelectric properties of HfAlOx-based ferroelectric memristor devices for neuromorphic applications: Influence of top electrode deposition method

inferred← citeshttps://doi.org/10.1063/5.0252822openalex-snapshot

Can ferroelectric tunnel junction be a game changer as eNVM and in neuromorphic hardware?

inferred← citeshttps://doi.org/10.1088/1361-6463/abc5e7openalex-snapshot

Oxide-based filamentary RRAM for deep learning

inferred← citeshttps://doi.org/10.1088/1361-6463/abead7openalex-snapshot

Water-based resistive switches for neuromorphic long-range connections

inferred← citeshttps://doi.org/10.1088/1361-6641/abb842openalex-snapshot

Two-step write–verify scheme and impact of the read noise in multilevel RRAM-based inference engine

inferred← citeshttps://doi.org/10.1088/1361-6641/abf29dopenalex-snapshot

Empirical metal-oxide RRAM device endurance and retention model for deep learning simulations

inferred← citeshttps://doi.org/10.1088/1674-4926/24110006openalex-snapshot

Revolutionizing neuromorphic computing with memristor-based artificial neurons

inferred← citeshttps://doi.org/10.1109/asp-dac47756.2020.9045394openalex-snapshot

Emerging Non-Volatile Memories for Computation-in-Memory

inferred← citeshttps://doi.org/10.1109/edtm.2019.8731109openalex-snapshot

Impact of Switching Window on Endurance Degradation in Analog RRAM

inferred← citeshttps://doi.org/10.1109/edtm61175.2025.11041371openalex-snapshot

Endurance Optimization of 40nm RRAM towards 106 Cycles by Tuning the Stoichiometry of TiN Bottom Electrode

inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323889openalex-snapshot

TL-nvSRAM-CIM: Ultra-High-Density Three-Level ReRAM-Assisted Computing-in-nvSRAM with DC-Power Free Restore and Ternary MAC Operations

inferred← citeshttps://doi.org/10.1109/icicdt51558.2021.9626398openalex-snapshot

System and Technology Co-optimization for RRAM based Computation-in-memory Chip

inferred← citeshttps://doi.org/10.1109/ipfa47161.2019.8984759openalex-snapshot

The Impact of Endurance Degradation in Analog RRAM for In-Situ Training

inferred← citeshttps://doi.org/10.1109/ipfa49335.2020.9260763openalex-snapshot

Endurance and Variability Control for Analog Switching in Dual Oxide Layer RRAM Devices

inferred← citeshttps://doi.org/10.1109/irps.2019.8720599openalex-snapshot

Reliability Challenges with Materials for Analog Computing

inferred← citeshttps://doi.org/10.1109/irps.2019.8720609openalex-snapshot

Reliability Perspective on Neuromorphic Computing Based on Analog RRAM

inferred← citeshttps://doi.org/10.1109/irps45951.2020.9129252openalex-snapshot

Impact of Read Disturb on Multilevel RRAM based Inference Engine: Experiments and Model Prediction

inferred← citeshttps://doi.org/10.1109/irps46558.2021.9405103openalex-snapshot

Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories

inferred← citeshttps://doi.org/10.1109/irps48203.2023.10118214openalex-snapshot

Reliability of Memristive Devices for High-Performance Neuromorphic Computing: (Invited Paper)

inferred← citeshttps://doi.org/10.1109/irps48228.2024.10529356openalex-snapshot

Statistical Modeling of Time-Dependent Post-Programming Conductance Drift in Analog RRAM

inferred← citeshttps://doi.org/10.1109/isqed60706.2024.10528754openalex-snapshot

nvXNOR Design with Enhanced Store Capability for BNN Applications

inferred← citeshttps://doi.org/10.1109/isqed69900.2026.11534679openalex-snapshot

Modeling Endurance Degradation of VCM-based 1T1R ReRAM Cell for Circuit Simulations

inferred← citeshttps://doi.org/10.1109/isscc49663.2026.11409002openalex-snapshot

SpikeRAM: A 48.1pW/Synapse/Bit Event-Driven Spiking Compute-Near/In-Memory Processor with Neuromorphic Sensor Enabling Life-Long On-Chip Learning

inferred← citeshttps://doi.org/10.1109/jeds.2019.2943017openalex-snapshot

Endurance and Retention Degradation of Intermediate Levels in Filamentary Analog RRAM

inferred← citeshttps://doi.org/10.1109/jeds.2020.3019266openalex-snapshot

A Unified Memory and Hardware Security Module Based on the Adjustable Switching Window of Resistive Memory

inferred← citeshttps://doi.org/10.1109/jetcas.2019.2933148openalex-snapshot

Impact of Non-Ideal Characteristics of Resistive Synaptic Devices on Implementing Convolutional Neural Networks

inferred← citeshttps://doi.org/10.1109/jproc.2020.3003007openalex-snapshot

Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges

inferred← citeshttps://doi.org/10.1109/jproc.2020.3004543openalex-snapshot

In-memory Learning with Analog Resistive Switching Memory: A Review and Perspective

inferred← citeshttps://doi.org/10.1109/jssc.2021.3050295openalex-snapshot

A Highly Reliable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source

inferred← citeshttps://doi.org/10.1109/jssc.2025.3577335openalex-snapshot

A 28-nm RRAM/SRAM Collaborative CIM Accelerator Supporting RRAM-Endurance-Latency Awareness for Edge Fine-Tuning

inferred← citeshttps://doi.org/10.1109/led.2023.3267771openalex-snapshot

Optimizing Post-Metal Annealing Temperature Considering Different Resistive Switching Mechanisms in Ferroelectric Tunnel Junction

inferred← citeshttps://doi.org/10.1109/mcas.2021.3092533openalex-snapshot

Compute-in-Memory Chips for Deep Learning: Recent Trends and Prospects

inferred← citeshttps://doi.org/10.1109/tcad.2020.2977079openalex-snapshot

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems

inferred← citeshttps://doi.org/10.1109/tcad.2020.2998728openalex-snapshot

Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel

inferred← citeshttps://doi.org/10.1109/tcsi.2021.3072200openalex-snapshot

RRAM for Compute-in-Memory: From Inference to Training

inferred← citeshttps://doi.org/10.1109/tcsi.2021.3124553openalex-snapshot

Accuracy Optimization With the Framework of Non-Volatile Computing-In-Memory Systems

inferred← citeshttps://doi.org/10.1109/tcsi.2023.3272874openalex-snapshot

CREAM: Computing in ReRAM-Assisted Energy- and Area-Efficient SRAM for Reliable Neural Network Acceleration

inferred← citeshttps://doi.org/10.1109/tcsii.2022.3224470openalex-snapshot

A High-Speed and High-Efficiency Diverse Error Margin Write-Verify Scheme for an RRAM-Based Neuromorphic Hardware Accelerator

inferred← citeshttps://doi.org/10.1109/tcsii.2025.3574130openalex-snapshot

A 0.071pJ/Bit Flexible Multi-Mode Logic-Compatible Multiple-Time Programmable (MTP) Memory-Based PUF

inferred← citeshttps://doi.org/10.1109/ted.2019.2911661openalex-snapshot

Endurance Statistical Behavior of Resistive Memories Based on Experimental and Theoretical Investigation

inferred← citeshttps://doi.org/10.1109/ted.2019.2931135openalex-snapshot

Impacts of State Instability and Retention Failure of Filamentary Analog RRAM on the Performance of Deep Neural Network

inferred← citeshttps://doi.org/10.1109/ted.2020.2985013openalex-snapshot

Investigation of Read Disturb and Bipolar Read Scheme on Multilevel RRAM-Based Deep Learning Inference Engine

inferred← citeshttps://doi.org/10.1109/ted.2022.3142239openalex-snapshot

BEOL-Compatible Superlattice FEFET Analog Synapse With Improved Linearity and Symmetry of Weight Update

inferred← citeshttps://doi.org/10.1109/ted.2022.3183958openalex-snapshot

The Impact of Thermal Enhance Layers on the Relaxation Effect in Analog RRAM

inferred← citeshttps://doi.org/10.1109/ted.2022.3231569openalex-snapshot

Design of a Compact Spin-Orbit-Torque-Based Ternary Content Addressable Memory

inferred← citeshttps://doi.org/10.1109/ted.2023.3308527openalex-snapshot

ReSta: Recovery of Accuracy During Training of Deep Learning Models in a 14-nm Technology-Based ReRAM Array

inferred← citeshttps://doi.org/10.1109/tit.2021.3132995openalex-snapshot

Endurance-Limited Memories: Capacity and Codes

inferred← citeshttps://doi.org/10.1109/tvlsi.2025.3578388openalex-snapshot

IDWA: A Importance-Driven Weight Allocation Algorithm for Low Write–Verify Ratio RRAM-Based In-Memory Computing

inferred← citeshttps://doi.org/10.1109/tvlsi.2025.3628329openalex-snapshot

A Heterogeneous CIM Architecture With Splittable Nonvolatile Computing-in-SRAM Cell Pairs Enabling Efficient On-Chip Neural Network Inference

inferred← citeshttps://doi.org/10.1109/vlsi-soc54400.2022.9939618openalex-snapshot

Dealing with Non-Idealities in Memristor Based Computation-In-Memory Designs

inferred← citeshttps://doi.org/10.1126/sciadv.abc4797openalex-snapshot

Multichannel parallel processing of neural signals in memristor arrays

inferred← citeshttps://doi.org/10.1126/sciadv.adp3710openalex-snapshot

Adapting magnetoresistive memory devices for accurate and on-chip-training-free in-memory computing

inferred← citeshttps://doi.org/10.1145/3453688.3461494openalex-snapshot

Re2PIM

inferred← citeshttps://doi.org/10.1145/3579371.3589114openalex-snapshot

On Endurance of Processing in (Nonvolatile) Memory

inferred← citeshttps://doi.org/10.1145/3656019.3676890openalex-snapshot

MORSE: Memory Overwrite Time Guided Soft Writes to Improve ReRAM Energy and Endurance

inferred← citeshttps://doi.org/10.23919/date48585.2020.9116323openalex-snapshot

A Pulse-width Modulation Neuron with Continuous Activation for Processing-In-Memory Engines

inferred← citeshttps://doi.org/10.23919/date56975.2023.10137266openalex-snapshot

PRIVE: Efficient RRAM Programming with Chip Verification for RRAM-based In-Memory Computing Acceleration

inferred← citeshttps://doi.org/10.3389/fnins.2019.00812openalex-snapshot

Unsupervised Learning on Resistive Memory Array Based Spiking Neural Networks

inferred← citeshttps://doi.org/10.3390/electronics9030414openalex-snapshot

Exploring the Impact of Variability in Resistance Distributions of RRAM on the Prediction Accuracy of Deep Learning Neural Networks

inferred← citeshttps://doi.org/10.3390/mi16060718openalex-snapshot

Impact of Reset Pulse Width on Gradual Conductance Programming in Al2O3/TiOx-Based RRAM

inferred← citeshttps://doi.org/10.5772/intechopen.1006094openalex-snapshot

Harnessing RRAM Technology for Efficient AI Implementation

inferred← citeshttps://doi.org/10.70675/8cd461fezc77cz4d09zbdefzda3c8f42aec3openalex-snapshot

Investigation of resistive memories for Storage Class Memory applications

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.