On the public citation graph
A Model-Based Schedule Representation for Heterogeneous Mapping of Dataflow Graphs
0 signed · 35 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4419-6345-1openalex-snapshot
Handbook of Signal Processing Systems
inferredcites →https://doi.org/10.1007/978-3-642-24568-8_20openalex-snapshot
Heterogeneous Design in Functional DIF
inferredcites →https://doi.org/10.1023/a:1023256604475openalex-snapshot
Modeling Stream-Based Applications Using the SBF Model of Computation
inferredcites →https://doi.org/10.1109/12.599897openalex-snapshot
Compile-time scheduling of dynamic constructs in dataflow program graphs
inferredcites →https://doi.org/10.1109/71.242154openalex-snapshot
On the granularity and clustering of directed acyclic task graphs
inferredcites →https://doi.org/10.1109/78.950795openalex-snapshot
Parameterized dataflow modeling for DSP systems
inferredcites →https://doi.org/10.1109/82.868454openalex-snapshot
Software synthesis and code generation for signal processing systems
inferredcites →https://doi.org/10.1109/acsd.2006.33openalex-snapshot
Throughput Analysis of Synchronous Data Flow Graphs
inferredcites →https://doi.org/10.1109/dac.1997.597118openalex-snapshot
Data Memory Minimisation For Synchronous Data Flow Graphs Emulated On DSP-FPGA Targets
inferredcites →https://doi.org/10.1109/icassp.1993.319147openalex-snapshot
Scheduling dynamic dataflow graphs with bounded memory using the token flow model
inferredcites →https://doi.org/10.1109/memcod.2006.1695924openalex-snapshot
A scenario-aware data flow model for combined long-run average and worst-case performance analysis
inferredcites →https://doi.org/10.1109/rsp.2008.32openalex-snapshot
Functional DIF for Rapid Prototyping
inferredcites →https://doi.org/10.1109/rsp.2010.5656423openalex-snapshot
Rapid prototyping for digital signal processing systems using Parameterized Synchronous Dataflow graphs
inferredcites →https://doi.org/10.1109/sips.2001.957366openalex-snapshot
Modeling stream-based applications using the SBF model of computation
inferredcites →https://doi.org/10.1109/tpds.2006.87openalex-snapshot
Efficient techniques for clustering and scheduling onto embedded multiprocessors
inferredcites →https://doi.org/10.1109/tsp.2007.893964openalex-snapshot
Parameterized Looped Schedules for Compact Representation of Execution Sequences in DSP Hardware and Software Implementation
inferredcites →https://doi.org/10.1145/1118299.1118420openalex-snapshot
Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs
inferredcites →https://doi.org/10.1145/266021.266036openalex-snapshot
Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets
inferredcites →https://doi.org/10.1145/344588.344618openalex-snapshot
Static scheduling algorithms for allocating directed task graphs to multiprocessors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-95246-8_6openalex-snapshot
Model-Based Representations for Dataflow Schedules
inferred← citeshttps://doi.org/10.1007/s42452-020-04135-6openalex-snapshot
Software synthesis from dataflow schedule graphs
inferred← citeshttps://doi.org/10.1016/b978-0-12-396501-1.00024-8openalex-snapshot
Mapping Parameterized Dataflow Graphs onto FPGA Platforms
inferred← citeshttps://doi.org/10.1080/01691864.2020.1863259openalex-snapshot
Neural decoding on imbalanced calcium imaging data with a network of support vector machines
inferred← citeshttps://doi.org/10.1080/02564602.2014.983194openalex-snapshot
A Novel Model of Computation for Software Synthesis Based on Data Frame Driving
inferred← citeshttps://doi.org/10.1109/avss.2011.6027374openalex-snapshot
Modeling and optimization of dynamic signal processing in resource-aware sensor networks
inferred← citeshttps://doi.org/10.1109/biocas.2019.8919061openalex-snapshot
Real-Time Calcium Imaging Based Neural Decoding with a Support Vector Machine
inferred← citeshttps://doi.org/10.1109/date.2012.6176588openalex-snapshot
Modeling static-order schedules in synchronous dataflow graphs
inferred← citeshttps://doi.org/10.1109/samos.2013.6621105openalex-snapshot
Modeling pipelined application with Synchronous Data Flow graphs
inferred← citeshttps://doi.org/10.1109/tcad.2013.2265852openalex-snapshot
Schedule-Extended Synchronous Dataflow Graphs
inferred← citeshttps://doi.org/10.1145/2593069.2593223openalex-snapshot
Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources
inferred← citeshttps://doi.org/10.3389/fnins.2026.1902832openalex-snapshot
RNDC-Lab: a real-time calcium imaging-based adaptive neural decoding framework
inferred← citeshttps://doi.org/10.70675/6f1bb95ez3f2fz485fz94f7z7b9e2575e76aopenalex-snapshot
Modeling, Scheduling, Pipelining and Configuration of Synchronous Dataflow Graphs with Throughput Constraints
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.