On the public citation graph
Proceedings of 21 International Symposium on Computer Architecture
0 signed · 40 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119332015.ch19openalex-snapshot
Improving Multicore System Performance through Data Compression
inferred← citeshttps://doi.org/10.1002/cpe.1014openalex-snapshot
UFS: a global trade‐off strategy for loop unrolling for VLIW architectures
inferred← citeshttps://doi.org/10.1002/cpe.755openalex-snapshot
Towards a more realistic comparative analysis of multicomputer networks
inferred← citeshttps://doi.org/10.1007/978-0-387-35198-8_28openalex-snapshot
A Two-Level Approach to Automated Conformance Testing of VHDL Designs
inferred← citeshttps://doi.org/10.1007/s11432-015-5285-yopenalex-snapshot
WebC: toward a portable framework for deploying legacy code in web browsers
inferred← citeshttps://doi.org/10.1007/s11704-015-5018-9openalex-snapshot
Coordinating workload balancing and power switching in renewable energy powered data center
inferred← citeshttps://doi.org/10.1007/s11704-016-5431-8openalex-snapshot
A survey of routing algorithm for mesh Network-on-Chip
inferred← citeshttps://doi.org/10.1016/j.dcan.2022.06.010openalex-snapshot
Fast and scalable routing protocols for data center networks
inferred← citeshttps://doi.org/10.1016/j.ijheatmasstransfer.2022.123340openalex-snapshot
Embedded Microfluidic Cooling with Compact Double H Type Manifold Microchannels for Large-Area High-Power Chips
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.06.009openalex-snapshot
Energy optimization for multi-level cell non-volatile memory using state remapping
inferred← citeshttps://doi.org/10.1145/1037187.1024425openalex-snapshot
Performance directed energy management for main memory and disks
inferred← citeshttps://doi.org/10.1145/1124713.1124723openalex-snapshot
Compilers for leakage power reduction
inferred← citeshttps://doi.org/10.1145/1151074.1151084openalex-snapshot
Evaluating Network Processors using NetBench
inferred← citeshttps://doi.org/10.1145/1167943.1167945openalex-snapshot
Application-independent defect tolerance of reconfigurable nanoarchitectures
inferred← citeshttps://doi.org/10.1145/1234675.1234678openalex-snapshot
Reducing branch predictor leakage energy by exploiting loops
inferred← citeshttps://doi.org/10.1145/1328195.1328200openalex-snapshot
Reducing cache misses through programmable decoders
inferred← citeshttps://doi.org/10.1145/1698772.1698782openalex-snapshot
A cost-effective load-balancing policy for tile-based, massive multi-core packet processors
inferred← citeshttps://doi.org/10.1145/1721650.1721652openalex-snapshot
FinFET-based power simulator for interconnection networks
inferred← citeshttps://doi.org/10.1145/2016604.2016652openalex-snapshot
Scalable memory registration for high performance networks using helper threads
inferred← citeshttps://doi.org/10.1145/2071356.2071365openalex-snapshot
Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs
inferred← citeshttps://doi.org/10.1145/2355585.2355591openalex-snapshot
Mixed speculative multithreaded execution models
inferred← citeshttps://doi.org/10.1145/2400682.2400698openalex-snapshot
Optimizing software runtime systems for speculative parallelization
inferred← citeshttps://doi.org/10.1145/2489778openalex-snapshot
Hardware/software approaches for reducing the process variation impact on instruction fetches
inferred← citeshttps://doi.org/10.1145/2542142.2542143openalex-snapshot
An intermediate representation for speculative optimizations in a dynamic compiler
inferred← citeshttps://doi.org/10.1145/292469.292472openalex-snapshot
Wormhole routing techniques for directly connected multicomputer systems
inferred← citeshttps://doi.org/10.1145/3193827openalex-snapshot
FPGA Dynamic and Partial Reconfiguration
inferred← citeshttps://doi.org/10.1145/3359620openalex-snapshot
Evaluating the Potential Applications of Quaternary Logic for Approximate Computing
inferred← citeshttps://doi.org/10.1145/3447807openalex-snapshot
GPU Accelerated Path Tracing of Massive Scenes
inferred← citeshttps://doi.org/10.1145/3563696openalex-snapshot
Quantifying Resource Contention of Co-located Workloads with the System-level Entropy
inferred← citeshttps://doi.org/10.1145/3581807.3581878openalex-snapshot
Parallelization of Data Science Tasks, an Experimental Overview
inferred← citeshttps://doi.org/10.1145/3640813openalex-snapshot
An Instruction Inflation Analyzing Framework for Dynamic Binary Translators
inferred← citeshttps://doi.org/10.1145/3695053.3731049openalex-snapshot
WarmCache: Exploiting STT-RAM Cache for Low-Power Intermittent Systems
inferred← citeshttps://doi.org/10.1145/3725783.3764402openalex-snapshot
FPGAs Are the Hero In-Network Computing Needs
inferred← citeshttps://doi.org/10.1145/3770920openalex-snapshot
Runtime Fault Localization in Deep Neural Network Accelerators
inferred← citeshttps://doi.org/10.1145/605440.605446openalex-snapshot
Instruction generation for hybrid reconfigurable systems
inferred← citeshttps://doi.org/10.1177/0037549704044325openalex-snapshot
A Simulation Study of Scalable Broadcast in High-Performance Regular Networks
inferred← citeshttps://doi.org/10.1177/109434209901300304openalex-snapshot
Design and Evaluation of an HPVM-Based Windows NT Supercomputer
inferred← citeshttps://doi.org/10.1364/oe.26.012469openalex-snapshot
CMOS plasmonics in WDM data transmission: 200 Gb/s (8 × 25Gb/s) transmission over aluminum plasmonic waveguides
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.