On the public citation graph

New chips stop buffer overflow attacks

0 signed · 18 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/11556992_1openalex-snapshot
A Dynamic Mechanism for Recovering from Buffer Overflow Attacks
inferred← citeshttps://doi.org/10.1007/s10207-006-0083-6openalex-snapshot
Execution transactions for defending against software failures: use and evaluation
inferred← citeshttps://doi.org/10.1016/b978-0-12-411474-6.00021-9openalex-snapshot
Security through Emulation-Based Processor Diversification
inferred← citeshttps://doi.org/10.1016/j.infsof.2021.106601openalex-snapshot
Source Code Transformations for Improving Security of Time-bounded K-variant Systems
inferred← citeshttps://doi.org/10.1109/ahs.2010.5546254openalex-snapshot
Embedded system protection from software corruption
inferred← citeshttps://doi.org/10.1109/csac.2005.22openalex-snapshot
e-NeXSh: Achieving an Effectively Non-Executable Stack and Heap via System-Call Policing
inferred← citeshttps://doi.org/10.1109/hst.2008.4559063openalex-snapshot
Extended abstract: An embedded flash memory vault for software Trojan protection
inferred← citeshttps://doi.org/10.1109/iccias.2006.295323openalex-snapshot
Buffer Overflow Attacks Defending Using A Segment-based Approach
inferred← citeshttps://doi.org/10.1109/nca.2014.28openalex-snapshot
On the Effectiveness of NX, SSP, RenewSSP, and ASLR against Stack Buffer Overflows
inferred← citeshttps://doi.org/10.1109/tdsc.2008.58openalex-snapshot
On the General Applicability of Instruction-Set Randomization
inferred← citeshttps://doi.org/10.1109/tdsc.2019.2941686openalex-snapshot
Survivability Analysis of K-variant Architecture for Different Memory Attacks and Defense Strategies
inferred← citeshttps://doi.org/10.1145/2508859.2516670openalex-snapshot
ASIST
inferred← citeshttps://doi.org/10.1145/3419841openalex-snapshot
On Architectural Support for Instruction Set Randomization
inferred← citeshttps://doi.org/10.18178/ijmlc.2021.11.2.1030openalex-snapshot
Real-time Attack-Scheme Visualization for Complex Exploit Technique Comprehension
inferred← citeshttps://doi.org/10.3233/emc-2006-00060openalex-snapshot
An efficient runtime instruction block verification for secure embedded systems
inferred← citeshttps://doi.org/10.3390/computers9020048openalex-snapshot
A Review of Memory Errors Exploitation in x86-64
inferred← citeshttps://doi.org/10.4028/www.scientific.net/amr.403-408.4495openalex-snapshot
A Systematic Approach to Generate and Conduct Destructive Security Test Sets
inferred← citeshttps://doi.org/10.4995/thesis/10251/57806openalex-snapshot
Cyber-security protection techniques to mitigate memory errors exploitation
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.