On the public citation graph
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware
0 signed · 74 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/40.782564openalex-snapshot
Design challenges of technology scaling
inferredcites →https://doi.org/10.1109/54.706037openalex-snapshot
Pentium Pro processor design for test and debug
inferredcites →https://doi.org/10.1109/92.902259openalex-snapshot
Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip
inferredcites →https://doi.org/10.1109/dac.2003.1219009openalex-snapshot
Coverage-oriented verification of Banias
inferredcites →https://doi.org/10.1109/dcfts.1999.814287openalex-snapshot
Microprocessor entomology: a taxonomy of design faults in COTS microprocessors
inferredcites →https://doi.org/10.1109/hpca.2006.1598129openalex-snapshot
ReViveI/O: Efficient Handling of I/O in Highly-Available Rollback-Recovery Servers
inferredcites →https://doi.org/10.1109/iccad.2000.896507openalex-snapshot
Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric
inferredcites →https://doi.org/10.1109/iccd.2006.4380861openalex-snapshot
Patching Processor Design Errors
inferredcites →https://doi.org/10.1109/micro.1999.809458openalex-snapshot
DIVA: a reliable substrate for deep submicron microarchitecture design
inferredcites →https://doi.org/10.1145/775832.775906openalex-snapshot
Coverage-oriented verification of banias
inferredcites →https://doi.org/10.1145/996566.996708openalex-snapshot
Automatic generation of breakpoint hardware for silicon debug
inferredcites →https://doi.org/10.1147/rd.483.0425openalex-snapshot
Millicode in an IBM zSeries processor
inferredcites →https://doi.org/10.5555/602902.602995openalex-snapshot
Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119743453.ch4openalex-snapshot
Processor Level Error Detection and Recovery
inferred← citeshttps://doi.org/10.1007/978-1-4419-8034-2_6openalex-snapshot
Runtime Verification with Patching and Hardware Checkers
inferred← citeshttps://doi.org/10.1007/978-3-031-01723-0openalex-snapshot
Fault Tolerant Computer Architecture
inferred← citeshttps://doi.org/10.1007/978-3-642-29860-8_5openalex-snapshot
Runtime Verification: A Computer Architecture Perspective
inferred← citeshttps://doi.org/10.1016/j.micpro.2021.104262openalex-snapshot
Performance counter based online pipeline bugs detection using machine learning techniques
inferred← citeshttps://doi.org/10.1109/asp-dac58780.2024.10473895openalex-snapshot
Theoretical Patchability Quantification for IP-Level Hardware Patching Designs
inferred← citeshttps://doi.org/10.1109/asp-dac66049.2026.11420533openalex-snapshot
TargetFuzz: Enabling Directed Graybox Fuzzing via SAT-Guided Seed Generation
inferred← citeshttps://doi.org/10.1109/aspdac.2016.7428099openalex-snapshot
Extending trace history through tapered summaries in post-silicon validation
inferred← citeshttps://doi.org/10.1109/cases.2015.7324554openalex-snapshot
NUVA: Architectural support for runtime verification of parametric specifications over multicores
inferred← citeshttps://doi.org/10.1109/dac63849.2025.11133216openalex-snapshot
InterConFuzz: A Fuzzing-based Comprehensive NoC Verification Framework
inferred← citeshttps://doi.org/10.1109/icassp49660.2025.10889404openalex-snapshot
FeedbackFuzz: Fuzzing Processors via Intricate Program Generation with Feedback Engine
inferred← citeshttps://doi.org/10.1109/iccad66269.2025.11240782openalex-snapshot
PROFUZZ: Directed Graybox Fuzzing via Module Selection and ATPG-Guided Seed Generation
inferred← citeshttps://doi.org/10.1109/iccad66269.2025.11240915openalex-snapshot
Invited Paper: CURE-Fuzz: Curiosity-Driven Reinforcement Learning for Agile Hardware Testing
inferred← citeshttps://doi.org/10.1109/iccd.2018.00014openalex-snapshot
Low-Overhead Microarchitectural Patching for Multicore Memory Subsystems
inferred← citeshttps://doi.org/10.1109/isqed54688.2022.9806254openalex-snapshot
Challenges and Opportunities for Hardware-Assisted Security Improvements in the Field
inferred← citeshttps://doi.org/10.1109/micro.2008.4771798openalex-snapshot
Online design bug detection: RTL analysis, flexible mechanisms, and evaluation
inferred← citeshttps://doi.org/10.1109/mlcad65511.2025.11189127openalex-snapshot
BugGen: A Self-Correcting Multi-Agent LLM Pipeline for Realistic RTL Bug Synthesis
inferred← citeshttps://doi.org/10.1109/mm.2007.19openalex-snapshot
Patching Processor Design Errors with Programmable Hardware
inferred← citeshttps://doi.org/10.1109/mm.2012.51openalex-snapshot
DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing
inferred← citeshttps://doi.org/10.1109/secdev.2017.18openalex-snapshot
A Software Solution for Hardware Vulnerabilities
inferred← citeshttps://doi.org/10.1109/tc.2010.122openalex-snapshot
On Using Lossy Compression for Repeatable Experiments during Silicon Debug
inferred← citeshttps://doi.org/10.1109/tc.2021.3125188openalex-snapshot
Bypassing Multicore Memory Bugs with Coarse-Grained Reconfigurable Logic
inferred← citeshttps://doi.org/10.1109/tcad.2009.2023198openalex-snapshot
Real-Time Lossless Compression for Silicon Debug
inferred← citeshttps://doi.org/10.1109/tcad.2020.3019772openalex-snapshot
Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip
inferred← citeshttps://doi.org/10.1109/tcad.2022.3168513openalex-snapshot
Hardware-Supported Patching of Security Bugs in Hardware IP Blocks
inferred← citeshttps://doi.org/10.1109/tifs.2026.3674691openalex-snapshot
ModFuzz: Adaptive Module-Level Fuzzing of Processors
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2657604openalex-snapshot
Managing Trace Summaries to Minimize Stalls During Postsilicon Validation
inferred← citeshttps://doi.org/10.1145/1331897.1331903openalex-snapshot
A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications
inferred← citeshttps://doi.org/10.1145/1555754.1555805openalex-snapshot
A memory system design framework
inferred← citeshttps://doi.org/10.1145/1555815.1555805openalex-snapshot
A memory system design framework
inferred← citeshttps://doi.org/10.1145/1735970.1736057openalex-snapshot
Specifying and dynamically verifying address translation-aware memory consistency
inferred← citeshttps://doi.org/10.1145/1735971.1736057openalex-snapshot
Specifying and dynamically verifying address translation-aware memory consistency
inferred← citeshttps://doi.org/10.1145/1736020.1736057openalex-snapshot
Specifying and dynamically verifying address translation-aware memory consistency
inferred← citeshttps://doi.org/10.1145/1837274.1837407openalex-snapshot
Using introspective software-based testing for post-silicon debug and repair
inferred← citeshttps://doi.org/10.1145/2000064.2000090openalex-snapshot
Releasing efficient beta cores to market early
inferred← citeshttps://doi.org/10.1145/2024723.2000090openalex-snapshot
Releasing efficient beta cores to market early
inferred← citeshttps://doi.org/10.1145/2155620.2155666openalex-snapshot
Accelerating microprocessor silicon validation by exposing ISA diversity
inferred← citeshttps://doi.org/10.1145/2180887.2180890openalex-snapshot
Balancing Programmability and Silicon Efficiency of Heterogeneous Multicore Architectures
inferred← citeshttps://doi.org/10.1145/3037697.3037734openalex-snapshot
Identifying Security Critical Properties for the Dynamic Verification of a Processor
inferred← citeshttps://doi.org/10.1145/3093315.3037734openalex-snapshot
Identifying Security Critical Properties for the Dynamic Verification of a Processor
inferred← citeshttps://doi.org/10.1145/3093336.3037734openalex-snapshot
Identifying Security Critical Properties for the Dynamic Verification of a Processor
inferred← citeshttps://doi.org/10.1145/3093337.3037734openalex-snapshot
Identifying Security Critical Properties for the Dynamic Verification of a Processor
inferred← citeshttps://doi.org/10.1145/3206213openalex-snapshot
Non-Intrusive In-Situ Requirements Monitoring of Embedded System
inferred← citeshttps://doi.org/10.1145/3649476.3660386openalex-snapshot
Exploring Coverage Metrics in Hardware Fuzzing: A Comprehensive Analysis
inferred← citeshttps://doi.org/10.1145/3725843.3756131openalex-snapshot
SymbFuzz: Symbolic Execution Guided Hardware Fuzzing
inferred← citeshttps://doi.org/10.1504/ijhpcn.2017.083198openalex-snapshot
On the field design bug tolerance on a multi-core processor using FPGA
inferred← citeshttps://doi.org/10.20948/abrau-2017-72openalex-snapshot
Controlled execution of complex systems
inferred← citeshttps://doi.org/10.2200/s00192ed1v01y200904cac005openalex-snapshot
Fault Tolerant Computer Architecture
inferred← citeshttps://doi.org/10.23919/date64628.2025.10993080openalex-snapshot
HFL: Hardware Fuzzing Loop with Reinforcement Learning
inferred← citeshttps://doi.org/10.5555/2830689.2830707openalex-snapshot
NUVA: architectural support for runtime verification of parametric specifications over multicores
inferred← citeshttps://doi.org/10.71548/17589openalex-snapshot
ON-CHIP DEBUG ARCHITECTURES FOR IMPROVING OBSERVABILITY DURING POST-SILICON VALIDATION
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.