On the public citation graph
Reviewers
0 signed · 137 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-45937-5_14openalex-snapshot
StreamIt: A Language for Streaming Applications
inferredcites →https://doi.org/10.1007/bfb0031661openalex-snapshot
Overcoming the limitations of the traditional loop parallelization
inferredcites →https://doi.org/10.1016/s0167-8191(98)00024-6openalex-snapshot
Run-time parallelization: Its time has come
inferredcites →https://doi.org/10.1109/cgo.2006.13openalex-snapshot
Data and Computation Transformations for Brook Streaming Applications on Multiprocessors
inferredcites →https://doi.org/10.1109/l-ca.2006.17openalex-snapshot
A Case for Compressing Traces with BDDs
inferredcites →https://doi.org/10.1109/mc.2003.1220582openalex-snapshot
Programmable stream processors
inferredcites →https://doi.org/10.1109/micro.2005.13openalex-snapshot
Automatic Thread Extraction with Decoupled Software Pipelining
inferredcites →https://doi.org/10.1109/micro.2007.35openalex-snapshot
Self-calibrating Online Wearout Detection
inferredcites →https://doi.org/10.1109/pact.2007.4336199openalex-snapshot
Speculative Decoupled Software Pipelining
inferredcites →https://doi.org/10.1109/pact.2007.66openalex-snapshot
Speculative Decoupled Software Pipelining
inferredcites →https://doi.org/10.1109/tc.1980.1675676openalex-snapshot
High-Speed Multiprocessors and Compilation Techniques
inferredcites →https://doi.org/10.1145/1048935.1050159openalex-snapshot
Compiler Support for Exploiting Coarse-Grained Pipelined Parallelism
inferredcites →https://doi.org/10.1145/1064978.1065039openalex-snapshot
Automatically partitioning packet processing applications for pipelined architectures
inferredcites →https://doi.org/10.1145/1152154.1152164openalex-snapshot
Compiling for stream processing
inferredcites →https://doi.org/10.1145/1168857.1168877openalex-snapshot
Exploiting coarse-grained task, data, and pipeline parallelism in stream programs
inferredcites →https://doi.org/10.1145/1241601.1241612openalex-snapshot
Function level parallelism driven by data dependencies
inferredcites →https://doi.org/10.21236/ada419856openalex-snapshot
Preliminary Design Review: GMTI Narrowband for the Basic PCA Integrated Radar-Tracker Application
inferredcites →https://doi.org/10.5555/1025127.1026007openalex-snapshot
Decoupled Software Pipelining with the Synchronization Array
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4419-6778-7_6openalex-snapshot
MPA: Parallelization Made Easy
inferred← citeshttps://doi.org/10.1007/978-3-540-92990-1_15openalex-snapshot
MPSoC Design Using Application-Specific Architecturally Visible Communication
inferred← citeshttps://doi.org/10.1007/978-3-642-00454-4_4openalex-snapshot
Extracting Coarse-Grained Pipelined Parallelism Out of Sequential Applications for Parallel Processor Arrays
inferred← citeshttps://doi.org/10.1007/978-3-642-03869-3_84openalex-snapshot
Searching for Concurrent Design Patterns in Video Games
inferred← citeshttps://doi.org/10.1007/978-3-642-13136-3_2openalex-snapshot
Single Thread Program Parallelism with Dataflow Abstracting Thread
inferred← citeshttps://doi.org/10.1007/978-3-642-15672-4_6openalex-snapshot
Exposing Tunable Parameters in Multi-threaded Numerical Code
inferred← citeshttps://doi.org/10.1007/978-3-642-24322-6_14openalex-snapshot
Characteristics of Workloads Using the Pipeline Programming Model
inferred← citeshttps://doi.org/10.1007/978-3-642-24669-2_6openalex-snapshot
Extending Synchronization Constructs in OpenMP to Exploit Pipeline Parallelism on Heterogeneous Multi-core
inferred← citeshttps://doi.org/10.1007/978-3-642-40820-5_23openalex-snapshot
Scalable-Grain Pipeline Parallelization Method for Multi-core Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-40888-5_7openalex-snapshot
A Multi-objective Framework for Characterization of Software Specifications
inferred← citeshttps://doi.org/10.1007/978-3-642-54807-9_9openalex-snapshot
Exploitation of GPUs for the Parallelisation of Probably Parallel Legacy Code
inferred← citeshttps://doi.org/10.1007/978-94-017-7358-4_2-1openalex-snapshot
MAPS: A Software Development Environment for Embedded Multi-core Applications
inferred← citeshttps://doi.org/10.1007/978-981-10-8201-6_45openalex-snapshot
Abstraction of Information Flow Table from a Restructured Legacy ‘C’ Program to Be Amenable for Multicore Architecture
inferred← citeshttps://doi.org/10.1007/s10617-013-9111-8openalex-snapshot
Visitor-based application analysis methodology for early design space exploration
inferred← citeshttps://doi.org/10.1007/s10766-009-0111-zopenalex-snapshot
Speculative Parallelization of Sequential Loops on Multicores
inferred← citeshttps://doi.org/10.1007/s10766-012-0213-xopenalex-snapshot
B-Queue: Efficient and Practical Queuing for Fast Core-to-Core Communication
inferred← citeshttps://doi.org/10.1007/s10766-016-0479-5openalex-snapshot
Towards Parallelism Extraction for Heterogeneous Multicore Android Devices
inferred← citeshttps://doi.org/10.1007/s11265-015-1058-5openalex-snapshot
Function-Level Processor (FLP): A Novel Processor Class for Efficient Processing of Streaming Applications
inferred← citeshttps://doi.org/10.1016/j.jocs.2018.04.010openalex-snapshot
Accelerated scale-bridging through adaptive surrogate model evaluation
inferred← citeshttps://doi.org/10.1016/j.jpdc.2013.12.009openalex-snapshot
Accelerating sequential programs on commodity multi-core processors
inferred← citeshttps://doi.org/10.1016/j.jss.2016.08.069openalex-snapshot
A parallelization approach for resource-restricted embedded heterogeneous MPSoCs inspired by OpenMP
inferred← citeshttps://doi.org/10.1016/j.micpro.2013.07.003openalex-snapshot
HEAP: A Highly Efficient Adaptive multi-Processor framework
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.05.012openalex-snapshot
Increasing the energy efficiency of microcontroller platforms with low-design margin co-processors
inferred← citeshttps://doi.org/10.1016/j.parco.2010.05.006openalex-snapshot
A profile-based tool for finding pipeline parallelism in sequential programs
inferred← citeshttps://doi.org/10.1016/j.parco.2014.05.003openalex-snapshot
A case study of different task implementations for multioutput stages in non-trivial parallel pipeline applications
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.05.024openalex-snapshot
Multi-objective exploitation of pipeline parallelism using clustering, replication and duplication in embedded multi-core systems
inferred← citeshttps://doi.org/10.1063/1.3426098openalex-snapshot
Real-time pipelined heterogeneous system for windowed Fourier filtering and quality guided phase unwrapping algorithm using Graphic Processing Unit
inferred← citeshttps://doi.org/10.1080/23311916.2015.1057427openalex-snapshot
Petri net modeling and simulation of pipelined redistributions for a deadlock-free system
inferred← citeshttps://doi.org/10.1109/ahs.2009.25openalex-snapshot
Self-Scaling Stream Processing: A Bio-Inspired Approach to Resource Allocation through Dynamic Task Replication
inferred← citeshttps://doi.org/10.1109/ase.2013.6693080openalex-snapshot
JFlow: Practical refactorings for flow-based parallelism
inferred← citeshttps://doi.org/10.1109/bec.2014.7320568openalex-snapshot
Pipelined execution of data-parallel algorithms
inferred← citeshttps://doi.org/10.1109/hipc.2013.6799113openalex-snapshot
Cache-based cross-iteration coherence for speculative parallelization
inferred← citeshttps://doi.org/10.1109/hpcc.2010.78openalex-snapshot
Evaluation of the Task Programming Model in the Parallelization of Wavefront Problems
inferred← citeshttps://doi.org/10.1109/hpcc.and.euc.2013.103openalex-snapshot
ParaInsight: An Assistant for Quantitatively Analyzing Multi-granularity Parallel Region
inferred← citeshttps://doi.org/10.1109/iccasm.2010.5623253openalex-snapshot
Fussli: A portable framework for exploiting hybrid task, data and pipeline parallelism on multi-cores
inferred← citeshttps://doi.org/10.1109/icpads.2010.18openalex-snapshot
Automatic Thread Decomposition for Pipelined Multithreading
inferred← citeshttps://doi.org/10.1109/icpp.2013.119openalex-snapshot
Discovery of Potential Parallelism in Sequential Programs
inferred← citeshttps://doi.org/10.1109/icppw.2009.25openalex-snapshot
Supporting Multitasking of Pipelined Computations on Embedded Parallel Processor Arrays
inferred← citeshttps://doi.org/10.1109/icppw.2011.22openalex-snapshot
P2G: A Framework for Distributed Real-Time Processing of Multimedia Data
inferred← citeshttps://doi.org/10.1109/ipdpsw.2012.68openalex-snapshot
Communication Library to Overlap Computation and Communication for OpenCL Application
inferred← citeshttps://doi.org/10.1109/ipdpsw.2014.17openalex-snapshot
Twill: A Hybrid Microcontroller-FPGA Framework for Parallelizing Single-Threaded C Programs
inferred← citeshttps://doi.org/10.1109/iwmse.2009.5071383openalex-snapshot
Profiling Java programs for parallelism
inferred← citeshttps://doi.org/10.1109/micro.2007.35openalex-snapshot
Self-calibrating Online Wearout Detection
inferred← citeshttps://doi.org/10.1109/micro.2008.4771802openalex-snapshot
Copy or Discard execution model for speculative parallelization on multicores
inferred← citeshttps://doi.org/10.1109/micro.2010.19openalex-snapshot
Scalable Speculative Parallelization on Commodity Clusters
inferred← citeshttps://doi.org/10.1109/micro.2010.49openalex-snapshot
SD3: A Scalable Approach to Dynamic Data-Dependence Profiling
inferred← citeshttps://doi.org/10.1109/micro.2012.47openalex-snapshot
Profiling Data-Dependence to Assist Parallelization: Framework, Scope, and Optimization
inferred← citeshttps://doi.org/10.1109/pact.2009.28openalex-snapshot
Analytical Modeling of Pipeline Parallelism
inferred← citeshttps://doi.org/10.1109/pact.2017.28openalex-snapshot
A Generalized Framework for Automatic Scripting Language Parallelization
inferred← citeshttps://doi.org/10.1109/parelec.2011.35openalex-snapshot
An Approach towards Automation Firmware Modeling for an Exploration and Evaluation of Efficient Parallelization Alternatives
inferred← citeshttps://doi.org/10.1109/pdcat.2009.24openalex-snapshot
Clustered Software Queue for Efficient Pipelined Multithreading
inferred← citeshttps://doi.org/10.1109/samos.2011.6045483openalex-snapshot
Trends in embedded software synthesis
inferred← citeshttps://doi.org/10.1109/samos.2015.7363654openalex-snapshot
Parallelism extraction in embedded software for android devices
inferred← citeshttps://doi.org/10.1109/scam.2012.15openalex-snapshot
Dynamic Trace-Based Data Dependency Analysis for Parallelization of C Programs
inferred← citeshttps://doi.org/10.1109/tcad.2018.2846632openalex-snapshot
Alleviating Scalability Limitation of Accelerator-Based Platforms
inferred← citeshttps://doi.org/10.1109/tii.2011.2166769openalex-snapshot
Expressing Coarse-Grain Dependencies Among Tasks in Shared Memory Programs
inferred← citeshttps://doi.org/10.1145/1542275.1542358openalex-snapshot
Load balancing using work-stealing for pipeline parallelism in emerging applications
inferred← citeshttps://doi.org/10.1145/1542476.1542496openalex-snapshot
Towards a holistic approach to auto-parallelization
inferred← citeshttps://doi.org/10.1145/1543135.1542496openalex-snapshot
Towards a holistic approach to auto-parallelization
inferred← citeshttps://doi.org/10.1145/1601896.1601903openalex-snapshot
Low-power inter-core communication through cache partitioning in embedded multiprocessors
inferred← citeshttps://doi.org/10.1145/1693453.1693494openalex-snapshot
Input-driven dynamic execution prediction of streaming applications
inferred← citeshttps://doi.org/10.1145/1735970.1736030openalex-snapshot
Speculative parallelization using software multi-threaded transactions
inferred← citeshttps://doi.org/10.1145/1735971.1736030openalex-snapshot
Speculative parallelization using software multi-threaded transactions
inferred← citeshttps://doi.org/10.1145/1736020.1736030openalex-snapshot
Speculative parallelization using software multi-threaded transactions
inferred← citeshttps://doi.org/10.1145/1837853.1693494openalex-snapshot
Input-driven dynamic execution prediction of streaming applications
inferred← citeshttps://doi.org/10.1145/1854273.1854321openalex-snapshot
Semi-automatic extraction and exploitation of hierarchical pipeline parallelism using profiling information
inferred← citeshttps://doi.org/10.1145/1870109.1870117openalex-snapshot
Energy- and Performance-Efficient Communication Framework for Embedded MPSoCs through Application-Driven Release Consistency
inferred← citeshttps://doi.org/10.1145/1941553.1941580openalex-snapshot
Enhanced speculative parallelization via incremental recovery
inferred← citeshttps://doi.org/10.1145/2038037.1941580openalex-snapshot
Enhanced speculative parallelization via incremental recovery
inferred← citeshttps://doi.org/10.1145/2048066.2048087openalex-snapshot
Safe parallel programming using dynamic dependence hints
inferred← citeshttps://doi.org/10.1145/2076021.2048087openalex-snapshot
Safe parallel programming using dynamic dependence hints
inferred← citeshttps://doi.org/10.1145/2095050.2095074openalex-snapshot
Expressing pipeline parallelism using TBB constructs
inferred← citeshttps://doi.org/10.1145/2141702.2141706openalex-snapshot
Efficient execution of time-step computations with pipelined parallelism and inter-thread data locality optimizaitions
inferred← citeshttps://doi.org/10.1145/2304576.2304584openalex-snapshot
Fast loop-level data dependence profiling
inferred← citeshttps://doi.org/10.1145/2338965.2336756openalex-snapshot
Multi-slicing: a compiler-supported parallel approach to data dependence profiling
inferred← citeshttps://doi.org/10.1145/2463209.2488894openalex-snapshot
Optimizations for configuring and mapping software pipelines in many core systems
inferred← citeshttps://doi.org/10.1145/2463596.2486156openalex-snapshot
Runtime resource allocation for software pipelines
inferred← citeshttps://doi.org/10.1145/2486159.2486174openalex-snapshot
On-the-fly pipeline parallelism
inferred← citeshttps://doi.org/10.1145/2491956.2462182openalex-snapshot
General data structure expansion for multi-threading
inferred← citeshttps://doi.org/10.1145/2499370.2462182openalex-snapshot
General data structure expansion for multi-threading
inferred← citeshttps://doi.org/10.1145/2528412openalex-snapshot
A catalog of stream processing optimizations
inferred← citeshttps://doi.org/10.1145/2579561openalex-snapshot
Integrating profile-driven parallelism detection and machine-learning-based mapping
inferred← citeshttps://doi.org/10.1145/2638556openalex-snapshot
Interactive Trace-Based Analysis Toolset for Manual Parallelization of C Programs
inferred← citeshttps://doi.org/10.1145/2737924.2737974openalex-snapshot
Helium: lifting high-performance stencil kernels from stripped x86 binaries to halide DSL code
inferred← citeshttps://doi.org/10.1145/2744769.2744902openalex-snapshot
Revisiting accelerator-rich CMPs
inferred← citeshttps://doi.org/10.1145/2749246.2749255openalex-snapshot
Automated GPU Kernel Transformations in Large-Scale Production Stencil Applications
inferred← citeshttps://doi.org/10.1145/2813885.2737974openalex-snapshot
Helium: lifting high-performance stencil kernels from stripped x86 binaries to halide DSL code
inferred← citeshttps://doi.org/10.1145/2821505openalex-snapshot
Compiler-Driven Software Speculation for Thread-Level Parallelism
inferred← citeshttps://doi.org/10.1145/2892208.2892214openalex-snapshot
Performance implications of transient loop-carried data dependences in automatically parallelized loops
inferred← citeshttps://doi.org/10.1145/3173162.3173172openalex-snapshot
Hardware Multithreaded Transactions
inferred← citeshttps://doi.org/10.1145/3178372.3179513openalex-snapshot
Towards a compiler analysis for parallel algorithmic skeletons
inferred← citeshttps://doi.org/10.1145/3178487.3178515openalex-snapshot
Efficient parallel determinacy race detection for two-dimensional dags
inferred← citeshttps://doi.org/10.1145/3200691.3178515openalex-snapshot
Efficient parallel determinacy race detection for two-dimensional dags
inferred← citeshttps://doi.org/10.1145/3437801.3441603openalex-snapshot
Modernizing parallel code with pattern analysis
inferred← citeshttps://doi.org/10.1504/ijhpcn.2013.056526openalex-snapshot
An automatic thread decomposition approach for pipelined multithreading
inferred← citeshttps://doi.org/10.1587/transinf.e95.d.2505openalex-snapshot
A Verification-Aware Design Methodology for Thread Pipelining Parallelization
inferred← citeshttps://doi.org/10.48456/tr-882openalex-snapshot
Discovering and exploiting parallelism in DOACROSS loops
inferred← citeshttps://doi.org/10.5555/2388996.2389029openalex-snapshot
Automatic generation of software pipelines for heterogeneous parallel systems
inferred← citeshttps://doi.org/10.5555/2755753.2755812openalex-snapshot
Reducing energy consumption in microcontroller-based platforms with low design margin co-processors
inferred← citeshttps://doi.org/10.5687/iscie.22.371openalex-snapshot
Clustered Pipelined Multithreading on Commodity Multi-Core Processors
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.