On the public citation graph
Sleepy Sloth: Threads as Interrupts as Threads
0 signed · 35 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1016/b978-155860702-6/50016-8openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1016/s1383-7621(97)00084-2openalex-snapshot
Performance of a context cache for a multithreaded pipeline
inferredcites →https://doi.org/10.1109/coolchips.2012.6216589openalex-snapshot
Dependable Responsive Multithreaded Processor for distributed real-time systems
inferredcites →https://doi.org/10.1109/emwrt.1991.144077openalex-snapshot
Fastchart-a fast time deterministic CPU and hardware based real-time-kernel
inferredcites →https://doi.org/10.1109/rtas.2006.34openalex-snapshot
Predictable Interrupt Management for Real Time Kernels over conventional PC Hardware
inferredcites →https://doi.org/10.1109/rtas.2007.28openalex-snapshot
Prioritized SMT Architecture with IPC Control Method for Real-Time Processing
inferredcites →https://doi.org/10.1109/rtcsa.2006.51openalex-snapshot
Predictable Interrupt Scheduling with Low Overhead for Real-Time Kernels
inferredcites →https://doi.org/10.1109/tron.1995.494740openalex-snapshot
Hardware implementation of a real-time operating system
inferredcites →https://doi.org/10.1145/1127908.1127983openalex-snapshot
Hardware/software partitioning of operating systems
inferredcites →https://doi.org/10.1145/1233901.1233907openalex-snapshot
Interrupt synchronization in the CiAO operating system
inferredcites →https://doi.org/10.1145/1629395.1629419openalex-snapshot
Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system
inferredcites →https://doi.org/10.1145/321738.321743openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1145/967900.968077openalex-snapshot
A hardware/software kernel for system on chip designs
inferredcites →https://doi.org/10.20965/jrm.2005.p0130openalex-snapshot
Responsive Multithreaded Processor for Distributed Real-Time Systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-642-41309-4_6openalex-snapshot
Slothful Linux: Ein effizientes, hybrides Echtzeitbetriebssystem durch Hardware-basierte Task-Einlastung
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.102891openalex-snapshot
Towards a real-time IoT: Approaches for incoming packet processing in cyber–physical systems
inferred← citeshttps://doi.org/10.1109/ecrts.2014.30openalex-snapshot
Multi Sloth: An Efficient Multi-core RTOS Using Hardware-Based Scheduling
inferred← citeshttps://doi.org/10.1109/etfa.2015.7301570openalex-snapshot
HcM-FreeRTOS: Hardware-centric FreeRTOS for ARM multicore
inferred← citeshttps://doi.org/10.1109/etfa.2018.8502510openalex-snapshot
Hardware-in-the-loop based WCET analysis with KLEE
inferred← citeshttps://doi.org/10.1109/iciiecs.2015.7193042openalex-snapshot
Design of sloth real time kernel on a hybrid system
inferred← citeshttps://doi.org/10.1109/ipccc50635.2020.9391536openalex-snapshot
Interrupting Real-Time IoT Tasks: How Bad Can It Be to Connect Your Critical Embedded System to the Internet?
inferred← citeshttps://doi.org/10.1109/isie.2014.6864903openalex-snapshot
Porting SLOTH system to FreeRTOS running on ARM Cortex-M3
inferred← citeshttps://doi.org/10.1109/isorc52572.2022.9812796openalex-snapshot
PSIC: Priority-Strict Multi-Core IRQ Processing
inferred← citeshttps://doi.org/10.1109/les.2015.2397604openalex-snapshot
Task-Aware Interrupt Controller: Priority Space Unification in Real-Time Systems
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00074openalex-snapshot
HyperPlane: A Scalable Low-Latency Notification Accelerator for Software Data Planes
inferred← citeshttps://doi.org/10.1109/rsp.2015.7416551openalex-snapshot
Proper handling of interrupts in cyber-physical systems
inferred← citeshttps://doi.org/10.1109/rtas.2014.6925989openalex-snapshot
SAFER SLOTH: Efficient, hardware-tailored memory protection
inferred← citeshttps://doi.org/10.1109/rtss.2012.75openalex-snapshot
Sloth on Time: Efficient Hardware-Based Scheduling for Time-Triggered RTOS
inferred← citeshttps://doi.org/10.12677/sea.2014.33011openalex-snapshot
The Design of Dynamic Checking Tool for VXWORKS Systems Concurrent Program
inferred← citeshttps://doi.org/10.5555/3108009.3108026openalex-snapshot
Automated Encounter Detection for Animal-Borne Sensor Nodes
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.