On the public citation graph

Reduced-Complexity Min-Sum Algorithm for Decoding LDPC Codes With Low Error-Floor

https://doi.org/10.1109/tcsi.2014.2304660
0 signed · 98 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1090/s0025-5718-96-00696-5openalex-snapshot
Maximally equidistributed combined Tausworthe generators
inferredcites →https://doi.org/10.1109/18.910572openalex-snapshot
Factor graphs and the sum-product algorithm
inferredcites →https://doi.org/10.1109/18.910577openalex-snapshot
The capacity of low-density parity-check codes under message-passing decoding
inferredcites →https://doi.org/10.1109/18.959255openalex-snapshot
Low-density parity-check codes based on finite geometries: a rediscovery and new results
inferredcites →https://doi.org/10.1109/26.768759openalex-snapshot
Reduced complexity iterative decoding of low-density parity check codes based on belief propagation
inferredcites →https://doi.org/10.1109/aspdac.2012.6165020openalex-snapshot
A single-routing layered LDPC decoder for 10Gbase-T Ethernet in 130nm CMOS
inferredcites →https://doi.org/10.1109/icecs.2012.6463664openalex-snapshot
High-throughput FPGA-based emulator for structured LDPC codes
inferredcites →https://doi.org/10.1109/iscas.2006.1692544openalex-snapshot
A bit-serial approximate min-sum LDPC decoder and FPGA implementation
inferredcites →https://doi.org/10.1109/jssc.2008.925402openalex-snapshot
Power Reduction Techniques for LDPC Decoders
inferredcites →https://doi.org/10.1109/jssc.2010.2042255openalex-snapshot
An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors
inferredcites →https://doi.org/10.1109/lcomm.2003.814716openalex-snapshot
A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols
inferredcites →https://doi.org/10.1109/tce.2010.5506007openalex-snapshot
A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2
inferredcites →https://doi.org/10.1109/tcomm.2005.852852openalex-snapshot
Reduced-Complexity Decoding of LDPC Codes
inferredcites →https://doi.org/10.1109/tcomm.2009.06.070325openalex-snapshot
Low-floor decoders for LDPC codes
inferredcites →https://doi.org/10.1109/tcomm.2009.11.080105openalex-snapshot
Design of LDPC decoders for improved low error rate performance: quantization and algorithm choices
inferredcites →https://doi.org/10.1109/tcomm.2011.072011.100438openalex-snapshot
Effective Informed Dynamic Scheduling for Belief Propagation Decoding of LDPC Codes
inferredcites →https://doi.org/10.1109/tcsi.2008.924892openalex-snapshot
Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation
inferredcites →https://doi.org/10.1109/tcsi.2009.2018915openalex-snapshot
Flexible LDPC Decoder Design for Multigigabit-per-Second Applications
inferredcites →https://doi.org/10.1109/tcsi.2010.2046957openalex-snapshot
A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders
inferredcites →https://doi.org/10.1109/tcsi.2010.2046964openalex-snapshot
A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes
inferredcites →https://doi.org/10.1109/tcsi.2010.2089551openalex-snapshot
A High-Throughput LDPC Decoder Architecture With Rate Compatibility
inferredcites →https://doi.org/10.1109/tcsi.2011.2158712openalex-snapshot
Hardware Implementation of a Backtracking-Based Reconfigurable Decoder for Lowering the Error Floor of Quasi-Cyclic LDPC Codes
inferredcites →https://doi.org/10.1109/tcsii.2012.2204119openalex-snapshot
Hardware Architecture of a Gaussian Noise Generator Based on the Inversion Method
inferredcites →https://doi.org/10.1109/tit.1962.1057683openalex-snapshot
Low-density parity-check codes
inferredcites →https://doi.org/10.1109/tit.1981.1056404openalex-snapshot
A recursive approach to low complexity codes
inferredcites →https://doi.org/10.1109/tmag.2005.861748openalex-snapshot
Structured LDPC codes for high-density recording: large girth and low error floor
inferredcites →https://doi.org/10.1109/wirles.2005.1549481openalex-snapshot
Algorithmic and Combinatorial Analysis of Trapping Sets in Structured LDPC Codes

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4087994openalex-extracted
An FPGA-Based LDPC Decoder with Optimized Scale Factor in NMS Decoding Algorithm
inferred← citeshttps://doi.org/10.1002/dac.4765openalex-snapshot
Certain investigations on recent advances in the design of decoding algorithms using low‐density parity‐check codes and its applications
inferred← citeshttps://doi.org/10.1007/978-981-97-3913-4_7openalex-snapshot
A High-Parallel High-Speed QC-LDPC Decoder Design Based on Second Minimum Value Estimation
inferred← citeshttps://doi.org/10.1007/s00034-019-01107-zopenalex-snapshot
Second Minimum Approximation for Min-Sum Decoders Suitable for High-Rate LDPC Codes
inferred← citeshttps://doi.org/10.1007/s11276-019-02159-4openalex-snapshot
Variable Global Optimization min-sum (VGOMS) algorithm of decode-and-forward protocol for the relay node in the cooperative channel
inferred← citeshttps://doi.org/10.1016/j.dcan.2022.11.013openalex-snapshot
Doped low-density parity-check codes
inferred← citeshttps://doi.org/10.1016/j.procs.2016.03.100openalex-snapshot
VLSI Implementation of a Rate Decoder for Structural LDPC Channel Codes
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.09.001openalex-snapshot
A new method for constructing parity check matrix of QC-LDPC codes based on shortening RS codes for wireless sensor networks
inferred← citeshttps://doi.org/10.1049/el.2015.0108openalex-snapshot
Check node unit for LDPC decoders based on one‐hot data representation of messages
inferred← citeshttps://doi.org/10.1088/1757-899x/1105/1/012033openalex-snapshot
Reduce the Resources Utilization of LDPC Decoder Based on Min-Sum Decoder for Spread Spectrum Applications
inferred← citeshttps://doi.org/10.1109/access.2017.2678103openalex-snapshot
A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder
inferred← citeshttps://doi.org/10.1109/access.2023.3296250openalex-snapshot
Efficient Design of Read Voltages and LDPC Codes in NAND Flash Memory Using Density Evolution
inferred← citeshttps://doi.org/10.1109/access.2024.3420106openalex-snapshot
CNN-Based Approach for Enhancing 5G LDPC Code Decoding Performance
inferred← citeshttps://doi.org/10.1109/access.2024.3472466openalex-snapshot
Deep Learning Approach for Efficient 5G LDPC Decoding in IoT
inferred← citeshttps://doi.org/10.1109/aero66936.2026.11520106openalex-snapshot
LDPC Decoding Acceleration Architecture on Versal AI Edge for Space Platforms
inferred← citeshttps://doi.org/10.1109/apccas55924.2022.10090379openalex-snapshot
Low-Complexity Dynamic Single-Minimum Min-Sum Algorithm and Hardware Implementation for LDPC Codes
inferred← citeshttps://doi.org/10.1109/ciss.2019.8692862openalex-snapshot
Binary Message Passing Decoding of Product Codes Based on Generalized Minimum Distance Decoding : (Invited Paper)
inferred← citeshttps://doi.org/10.1109/comst.2015.2510381openalex-snapshot
A Survey of FPGA-Based LDPC Decoders
inferred← citeshttps://doi.org/10.1109/csnt.2015.161openalex-snapshot
Design and Implementation of Low Bit Error Rate of LDPC Decoder
inferred← citeshttps://doi.org/10.1109/cwit55308.2022.9817664openalex-snapshot
Single-Minimum LDPC Decoding Offset Optimization Methods
inferred← citeshttps://doi.org/10.1109/esscirc.2018.8494261openalex-snapshot
A High-Throughput Low-Power Soft Bit-Flipping LDPC Decoder in 28 nm FD-SOI
inferred← citeshttps://doi.org/10.1109/iccchina.2018.8641154openalex-snapshot
Piggybacking Belief Propagation Decoding for Rateless Codes Based on RA Structure
inferred← citeshttps://doi.org/10.1109/icct.2017.8359612openalex-snapshot
A low-complexity min-sum decoding algorithm for LDPC codes
inferred← citeshttps://doi.org/10.1109/icct50939.2020.9295754openalex-snapshot
LLR Distribution Characteristics Based Hybrid Decoding Algorithm for LDPC Codes
inferred← citeshttps://doi.org/10.1109/icm.2018.8704096openalex-snapshot
Modified Scaled Min Sum LDPC Decoder for DVB-S2/S2X/T2
inferred← citeshttps://doi.org/10.1109/icnews.2018.8903988openalex-snapshot
Performance analysis of a reduced complexity decoding algorithm based on an improved offset min-sum approximation
inferred← citeshttps://doi.org/10.1109/ictc57116.2023.10154580openalex-snapshot
A Second Minimum Approximation Method for Layered Min-Sum Decoding of QC-LDPC Codes
inferred← citeshttps://doi.org/10.1109/ieeeconf62907.2025.10949115openalex-snapshot
Spiking Neural Belief Propagation Decoder for LDPC Codes with Small Variable Node Degrees
inferred← citeshttps://doi.org/10.1109/isee59483.2023.10299826openalex-snapshot
A Memory-Saving Approach for 5G New Radio Low-Density Parity-Check Decoders
inferred← citeshttps://doi.org/10.1109/isit.2019.8849308openalex-snapshot
A Modified Min-Sum Algorithm for Quantized LDPC Decoders
inferred← citeshttps://doi.org/10.1109/istc.2018.8625320openalex-snapshot
Fast convergence stochastic LDPC decoder based on edge memory structure
inferred← citeshttps://doi.org/10.1109/istel.2016.7881803openalex-snapshot
LDPC decoder implementation using FPGA
inferred← citeshttps://doi.org/10.1109/iswcs61526.2024.10639098openalex-snapshot
Improved Generalized Automorphism Belief Propagation Decoding
inferred← citeshttps://doi.org/10.1109/jlt.2016.2598440openalex-snapshot
Low-Power 400-Gbps Soft-Decision LDPC FEC for Optical Transport Networks
inferred← citeshttps://doi.org/10.1109/jssc.2016.2624983openalex-snapshot
A 5.28-Gb/s LDPC Decoder With Time-Domain Signal Processing for IEEE 802.15.3c Applications
inferred← citeshttps://doi.org/10.1109/lcomm.2016.2517142openalex-snapshot
A Relaxed Min-Sum LDPC Decoder With Simplified Check Nodes
inferred← citeshttps://doi.org/10.1109/lcomm.2021.3137203openalex-snapshot
Error Floor Analysis of LDPC Column Layered Decoders
inferred← citeshttps://doi.org/10.1109/lcomm.2024.3492711openalex-snapshot
Spiking Neural Belief Propagation Decoder for Short Block Length LDPC Codes
inferred← citeshttps://doi.org/10.1109/ojcas.2024.3363043openalex-snapshot
GC-Like LDPC Code Construction and its NN-Aided Decoder Implementation
inferred← citeshttps://doi.org/10.1109/ojcoms.2024.3472094openalex-snapshot
Recent Advances in Deep Learning for Channel Coding: A Survey
inferred← citeshttps://doi.org/10.1109/pimrc.2019.8904435openalex-snapshot
A Modified Shuffling Method to Split the Critical Path Delay in Layered Decoding of QC-LDPC Codes
inferred← citeshttps://doi.org/10.1109/reconfig48160.2019.8994785openalex-snapshot
Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes
inferred← citeshttps://doi.org/10.1109/tcad.2021.3100273openalex-snapshot
A Low Bit-Width LDPC Min-Sum Decoding Scheme for NAND Flash
inferred← citeshttps://doi.org/10.1109/tcomm.2019.2940180openalex-snapshot
Binary Message Passing Decoding of Product-Like Codes
inferred← citeshttps://doi.org/10.1109/tcomm.2019.2953232openalex-snapshot
Performance Bounds and Estimates for Quantized LDPC Decoders
inferred← citeshttps://doi.org/10.1109/tcomm.2020.2969902openalex-snapshot
A Threshold-Based Min-Sum Algorithm to Lower the Error Floors of Quantized LDPC Decoders
inferred← citeshttps://doi.org/10.1109/tcomm.2021.3099173openalex-snapshot
Sign-Preserving Min-Sum Decoders
inferred← citeshttps://doi.org/10.1109/tcsi.2016.2612655openalex-snapshot
Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders
inferred← citeshttps://doi.org/10.1109/tcsi.2020.3038887openalex-snapshot
Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes
inferred← citeshttps://doi.org/10.1109/tcsi.2024.3389040openalex-snapshot
Area-Efficient QC-LDPC Decoding Architecture With Thermometer Code-Based Sorting and Relative Quasi-Cyclic Shifting
inferred← citeshttps://doi.org/10.1109/tcsii.2014.2362663openalex-snapshot
Low-Complexity Tree Architecture for Finding the First Two Minima
inferred← citeshttps://doi.org/10.1109/tcsii.2015.2433451openalex-snapshot
Approximate Algorithms for Identifying Minima on Min-Sum LDPC Decoders and Their Hardware Implementation
inferred← citeshttps://doi.org/10.1109/tcsii.2024.3360033openalex-snapshot
A Novel Search-Based Compute-in-Memory Minimum Values Generation Scheme for Low-Complexity LDPC Min-Sum Decoding
inferred← citeshttps://doi.org/10.1109/telfor51502.2020.9306590openalex-snapshot
Reduced-Complexity Offset Min-Sum Based Layered Decoding for 5G LDPC Codes
inferred← citeshttps://doi.org/10.1109/tit.2021.3099020openalex-snapshot
Error Floor Analysis of LDPC Row Layered Decoders
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2766925openalex-snapshot
A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2955925openalex-snapshot
A 75-Gb/s/mm2 and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm
inferred← citeshttps://doi.org/10.1109/tvlsi.2022.3224084openalex-snapshot
Low Routing Complexity Multiframe Pipelined LDPC Decoder Based on a Novel Pseudo Marginalized Min-Sum Algorithm for High Throughput Applications
inferred← citeshttps://doi.org/10.1155/2021/2029560openalex-snapshot
Reduced‐Complexity LDPC Decoding for Next‐Generation IoT Networks
inferred← citeshttps://doi.org/10.11591/ijece.v11i6.pp4794-4809openalex-snapshot
FPGA implementation of LDPC soft-decision decoders based DCSK for spread spectrum applications
inferred← citeshttps://doi.org/10.13164/re.2023.0226openalex-snapshot
Further Improvements in Decoding Performance for 5G LDPC Codes Based on Modified Check-Node Unit
inferred← citeshttps://doi.org/10.1364/oe.522106openalex-snapshot
Experimental demonstration of flexible information rate PON beyond 100 Gb/s with rate-compatible LDPC codes
inferred← citeshttps://doi.org/10.17762/ijcnis.v10i1.3066openalex-snapshot
Decoding of Decode and Forward (DF) Relay Protocol using Min-Sum Based Low Density Parity Check (LDPC) System
inferred← citeshttps://doi.org/10.21203/rs.3.rs-69956/v1openalex-snapshot
A Modified Shuffling Method to Reduce Decoding Complexity of QC-LDPC Codes
inferred← citeshttps://doi.org/10.22215/etd/2020-14343openalex-snapshot
Code-Independent Error Floor Estimation Techniques for Flooding and Layered Decoders of LDPC Codes
inferred← citeshttps://doi.org/10.24200/sci.2022.58300.5658openalex-snapshot
A Joint Encryption-Encoding Scheme using QC-LDPC Codes based on Finite Geometry
inferred← citeshttps://doi.org/10.30572/2018/kje/130105openalex-snapshot
REDUCING LDPC DECODER COMPLEXITY BY USING FPGA BASED ON MIN SUM ALGORITHM
inferred← citeshttps://doi.org/10.3390/electronics10162010openalex-snapshot
LDPC Decoder Design Using Compensation Scheme of Group Comparison for 5G Communication Systems
inferred← citeshttps://doi.org/10.3390/electronics12244986openalex-snapshot
A Flexible FPGA-Based Stochastic Decoder for 5G LDPC Codes
inferred← citeshttps://doi.org/10.5937/telfor2101007popenalex-snapshot
Reduced-complexity offset min-sum check node unit for layered 5G LDPC decoder
inferred← citeshttps://doi.org/10.70675/6d5e26eaz392dz4e4ez97b1zc271303c5c6eopenalex-snapshot
Noise-against-Noise Decoders : Low Precision Iterative Decoders
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.