On the public citation graph

An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control

https://doi.org/10.1109/tcsi.2014.2338615
0 signed · 60 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-642-15031-9_24openalex-snapshot
New High Entropy Element for FPGA Based True Random Number Generators
inferredcites →https://doi.org/10.1007/978-3-642-21040-2_12openalex-snapshot
A Comparison of Post-Processing Techniques for Biased Random Number Generators
inferredcites →https://doi.org/10.1007/978-3-642-23951-9_2openalex-snapshot
FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control
inferredcites →https://doi.org/10.1109/4.16314openalex-snapshot
Metastability behavior of CMOS ASIC flip-flops in theory and test
inferredcites →https://doi.org/10.1109/4.340openalex-snapshot
Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs
inferredcites →https://doi.org/10.1109/cicc.1993.590809openalex-snapshot
Metastability behavior of mismatched CMOS flip-flops using state diagram analysis
inferredcites →https://doi.org/10.1109/iscas.2007.378572openalex-snapshot
Second-level NIST Randomness Tests for Improving Test Reliability
inferredcites →https://doi.org/10.1109/isscc.2014.6757434openalex-snapshot
16.3 A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS
inferredcites →https://doi.org/10.1109/jssc.2007.910965openalex-snapshot
True Random Number Generator With a Metastability-Based Quality Control
inferredcites →https://doi.org/10.1109/newcas.2007.4487970openalex-snapshot
Fast True Random Generator in FPGAs
inferredcites →https://doi.org/10.1109/tc.2003.1190581openalex-snapshot
A high-speed oscillator-based truly random number source for cryptographic applications on a smartcard IC
inferredcites →https://doi.org/10.1109/tcsi.2013.2265952openalex-snapshot
Dual-Metastability Time-Competitive True Random Number Generator
inferredcites →https://doi.org/10.1109/vlsic.2010.5560296openalex-snapshot
2.4GHz 7mW all-digital PVT-variation tolerant True Random Number Generator in 45nm CMOS
inferredcites →https://doi.org/10.1117/12.2035409openalex-snapshot
SODE assisted analysis of deep metastability
inferredcites →https://doi.org/10.1587/transinf.e95.d.426openalex-snapshot
FPGA Implementation of Metastability-Based True Random Number Generator
inferredcites →https://doi.org/10.6028/nist.sp.800-22r1aopenalex-snapshot
A statistical test suite for random and pseudorandom number generators for cryptographic applications

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4473571openalex-extracted
inferred← citeshttps://doi.org/10.1002/cta.2296openalex-snapshot
Embedded electronic circuits for cryptography, hardware security and true random number generation: an overview
inferred← citeshttps://doi.org/10.1002/cta.3563openalex-snapshot
A true random number generator with high bit rate and low energy efficiency
inferred← citeshttps://doi.org/10.1007/978-3-030-95498-7_25openalex-snapshot
Low-Level Advanced Design of True Random Number Generators Based on Truly Chaotic Digital Nonlinear Oscillators in FPGAs
inferred← citeshttps://doi.org/10.1007/978-981-15-5029-4_17openalex-snapshot
Miniaturized and Highly Randomized True Random Bit Generator
inferred← citeshttps://doi.org/10.1007/s00034-016-0248-0openalex-snapshot
A New Approach to Analysis and Design of Chaos-Based Random Number Generators Using Algorithmic Converter
inferred← citeshttps://doi.org/10.1007/s10470-025-02488-9openalex-snapshot
Towards robust true random number generation: addressing vulnerabilities in dual entropy source design
inferred← citeshttps://doi.org/10.1016/j.aeue.2019.03.006openalex-snapshot
A true random number generator architecture based on a reduced number of FPGA primitives
inferred← citeshttps://doi.org/10.1016/j.aeue.2023.154835openalex-snapshot
A chaos-metastability TRNG for natively flexible IGZO circuits
inferred← citeshttps://doi.org/10.1016/j.dsp.2022.103455openalex-snapshot
DESSB-TRNG: A novel true random number generator using data encryption standard substitution box as post-processing
inferred← citeshttps://doi.org/10.1016/j.dsp.2023.103969openalex-snapshot
FPGA modeling of a novel fully-synthesizable and secure TRNG based on key-dependent s-box
inferred← citeshttps://doi.org/10.1016/j.isatra.2021.01.054openalex-snapshot
Design, FPGA implementation and statistical analysis of a high-speed and low-area TRNG based on an AES s-box post-processing technique
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106363openalex-snapshot
A demultiplexer-based dual-path switching true random number generator
inferred← citeshttps://doi.org/10.1016/j.vlsi.2025.102380openalex-snapshot
High throughput true random number generator based on dynamically superimposed hybrid entropy sources
inferred← citeshttps://doi.org/10.1063/5.0035519openalex-snapshot
Efficient FPGA implementation of high-speed true random number generator
inferred← citeshttps://doi.org/10.1088/1674-4926/39/3/035001openalex-snapshot
High speed true random number generator with a new structure of coarse-tuning PDL in FPGA
inferred← citeshttps://doi.org/10.1109/access.2019.2939027openalex-snapshot
True Random Number Generators Using Electrical Noise
inferred← citeshttps://doi.org/10.1109/asicon47005.2019.8983534openalex-snapshot
A Novel High-speed FPGA-based True Random Number Generator Based on Chaotic Ring Oscillator
inferred← citeshttps://doi.org/10.1109/hpca.2019.00011openalex-snapshot
D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00087openalex-snapshot
DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators
inferred← citeshttps://doi.org/10.1109/hpcc-dss-smartcity-dependsys53884.2021.00035openalex-snapshot
High Speed True Random Number Generator Controlled by Logistic Map
inferred← citeshttps://doi.org/10.1109/hst.2016.7495561openalex-snapshot
Robust hardware true random number generators using DRAM remanence effects
inferred← citeshttps://doi.org/10.1109/iccci.2019.8822072openalex-snapshot
Design and Analysis of Ring Oscillator Influenced Beat Frequency Detection for True Random Number Generation on FPGA
inferred← citeshttps://doi.org/10.1109/icsict.2016.7998817openalex-snapshot
An improved Ziggurat-based hardware Gaussian random number generator
inferred← citeshttps://doi.org/10.1109/iscas.2017.8050843openalex-snapshot
A reliable true random number generator based on novel chaotic ring oscillator
inferred← citeshttps://doi.org/10.1109/iscas.2018.8351376openalex-snapshot
An FPGA-Based Architecture of True Random Number Generator for Network Security Applications
inferred← citeshttps://doi.org/10.1109/isocc.2017.8368897openalex-snapshot
Unpredictable 16 bits LFSR-based true random number generator
inferred← citeshttps://doi.org/10.1109/mttw51045.2020.9245031openalex-snapshot
Simple logic gate-based random signal generator
inferred← citeshttps://doi.org/10.1109/prime55000.2022.9816824openalex-snapshot
The DD-Cell: a Double Side Entropic Source exploitable as PUF and TRNG
inferred← citeshttps://doi.org/10.1109/tcsi.2016.2555248openalex-snapshot
Lightweight TRNG Based on Multiphase Timing of Bistables
inferred← citeshttps://doi.org/10.1109/tcsi.2016.2606353openalex-snapshot
A Bias-Bounded Digital True Random Number Generator Architecture
inferred← citeshttps://doi.org/10.1109/tcsi.2017.2751144openalex-snapshot
True Random Number Generator Based on Flip-Flop Resolve Time Instability Boosted by Random Chaotic Source
inferred← citeshttps://doi.org/10.1109/tcsi.2020.2977920openalex-snapshot
A New Class of Digital Circuits for the Design of Entropy Sources in Programmable Logic
inferred← citeshttps://doi.org/10.1109/tcsii.2019.2949571openalex-snapshot
The Unpredictability Analysis of Boolean Chaos
inferred← citeshttps://doi.org/10.1109/tcsii.2023.3293786openalex-snapshot
35.56-Gbits/sec Chaos Random Number Generator Supporting 1.2-GSamples/sec Noise Generation
inferred← citeshttps://doi.org/10.1109/tifs.2023.3322602openalex-snapshot
A Perspective of Using Frequency-Mixing as Entropy in Random Number Generation for Portable Hardware Cybersecurity IP
inferred← citeshttps://doi.org/10.1109/tii.2015.2502183openalex-snapshot
A New TRNG Based on Coherent Sampling With Self-Timed Rings
inferred← citeshttps://doi.org/10.1109/tmag.2015.2478398openalex-snapshot
Straintronics-Based True Random Number Generator for High-Speed and Energy-Limited Applications
inferred← citeshttps://doi.org/10.1117/12.2280978openalex-snapshot
Influence of radiation on metastability-based TRNG
inferred← citeshttps://doi.org/10.1140/epjp/s13360-022-02679-7openalex-snapshot
A gigabit TRNG with novel lightweight post-processing method for cryptographic applications
inferred← citeshttps://doi.org/10.25092/baunfbed.742618openalex-snapshot
Cryptanalysis of the chaotic oscillator based random number generator for bank authenticator device
inferred← citeshttps://doi.org/10.3390/electronics12224667openalex-snapshot
High-Performance Lightweight HLS Generator Module of Normally Distributed Random Numbers in FPGAs
inferred← citeshttps://doi.org/10.3390/s151026251openalex-snapshot
PUFKEY: A High-Security and High-Throughput Hardware True Random Number Generator for Sensor Networks
inferred← citeshttps://doi.org/10.5755/j01.eie.25.4.23969openalex-snapshot
Secure and Efficient Hybrid Random Number Generator Based on Sponge Constructions for Cryptographic Applications
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.