On the public citation graph

Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units

https://doi.org/10.1109/tie.2014.2316264
0 signed · 330 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1016/j.enconman.2009.06.032openalex-snapshot
New cascaded multilevel inverter topology with minimum number of switches
inferredcites →https://doi.org/10.1016/j.epsr.2011.12.013openalex-snapshot
Symmetric and asymmetric multilevel inverter topologies with reduced switching devices
inferredcites →https://doi.org/10.1016/j.epsr.2012.10.010openalex-snapshot
Cascaded multilevel inverter using sub-multilevel cells
inferredcites →https://doi.org/10.1049/iet-pel.2010.0370openalex-snapshot
Analysis of an asymmetric modulation method for cascaded multilevel inverters
inferredcites →https://doi.org/10.1049/iet-pel.2011.0092openalex-snapshot
Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating voltages of DC sources
inferredcites →https://doi.org/10.1049/iet-pel.2013.0057openalex-snapshot
Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters
inferredcites →https://doi.org/10.1109/apec.1998.653825openalex-snapshot
A hybrid multilevel inverter topology for drive applications
inferredcites →https://doi.org/10.1109/ccece.2011.6030447openalex-snapshot
New hybrid control methods based on multi-carrier PWM techniques and charge balance control methods for cascaded multilevel converters
inferredcites →https://doi.org/10.1109/icems12746.2007.4412143openalex-snapshot
Charge balance control methods for asymmetrical cascade multilevel converters
inferredcites →https://doi.org/10.1109/tie.2010.2043040openalex-snapshot
Three-Phase Cascaded Multilevel Inverter Using Power Cells With Two Inverter Legs in Series
inferredcites →https://doi.org/10.1109/tie.2011.2151813openalex-snapshot
A New Multilevel Converter Topology With Reduced Number of Power Electronic Components
inferredcites →https://doi.org/10.1109/tie.2012.2192896openalex-snapshot
Selective Harmonic Mitigation Technique for Cascaded H-Bridge Converters With Nonequal DC Link Voltages
inferredcites →https://doi.org/10.1109/tie.2012.2219834openalex-snapshot
Cascaded Multilevel Converters: Optimal Asymmetries and Floating Capacitor Control
inferredcites →https://doi.org/10.1109/tie.2012.2221112openalex-snapshot
Three-limb Coupled Inductor Operation for Paralleled Multi-level Three-Phase Voltage Sourced Inverters
inferredcites →https://doi.org/10.1109/tie.2013.2286561openalex-snapshot
A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge
inferredcites →https://doi.org/10.1109/tii.2012.2223669openalex-snapshot
Digital Control of Three Phase Three-Stage Hybrid Multilevel Inverter
inferredcites →https://doi.org/10.1109/tpel.2008.2005192openalex-snapshot
A Cascade Multilevel Converter Topology With Reduced Number of Switches
inferredcites →https://doi.org/10.1109/tpel.2011.2148177openalex-snapshot
A New Topology of Cascaded Multilevel Converters With Reduced Number of Components for High-Voltage Applications
inferredcites →https://doi.org/10.1109/tpel.2012.2203339openalex-snapshot
A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters
inferredcites →https://doi.org/10.6113/jpe.2010.10.3.251openalex-snapshot
Optimal Topologies for Cascaded Sub-Multilevel Converters

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4353850openalex-extracted
Dc Short-Circuit Fault Ride-Through Capability of Hvdc System Using Hexagonal Switch Cell Based Modular Multilevel Converter
inferred← citeshttps://doi.org/10.2139/ssrn.4353954openalex-extracted
inferred← citeshttps://doi.org/10.1002/9781119760801.ch17openalex-snapshot
A Solar Energy–Based Multi‐Level Inverter Structure with Enhanced Output‐Voltage Quality and Increased Levels per Components
inferred← citeshttps://doi.org/10.1002/cta.2484openalex-snapshot
A new single‐phase multilevel converter topology with reduced power electronic devices, voltage rating on switches, and power losses
inferred← citeshttps://doi.org/10.1002/cta.2732openalex-snapshot
A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches
inferred← citeshttps://doi.org/10.1002/cta.2833openalex-snapshot
A three‐phase inverter circuit using half‐bridge cells and T‐NPC for medium‐voltage applications
inferred← citeshttps://doi.org/10.1002/cta.2880openalex-snapshot
A new generalized cascade multilevel converter topology and its improved modulation technique
inferred← citeshttps://doi.org/10.1002/cta.2944openalex-snapshot
Implementation of cascaded asymmetrical multilevel inverter for renewable energy integration
inferred← citeshttps://doi.org/10.1002/cta.3055openalex-snapshot
Cascaded multilevel inverter based on ladder bridges: Analysis, optimization, and implementation
inferred← citeshttps://doi.org/10.1002/cta.3730openalex-snapshot
Design of a 21‐level multilevel inverter with minimum number of devices count
inferred← citeshttps://doi.org/10.1002/cta.3949openalex-snapshot
A cross connected cell based modular multilevel converter for HVDC system with DC short‐circuit fault ride‐through capability
inferred← citeshttps://doi.org/10.1002/cta.70023openalex-snapshot
A Novel Asymmetric Cascaded H‐Bridge Concept Using Switched Rectifier
inferred← citeshttps://doi.org/10.1007/978-3-031-58607-1_9openalex-snapshot
Asymmetrical Current Source Multilevel Inverter with Multicarrier PWM Strategies
inferred← citeshttps://doi.org/10.1007/978-3-032-03589-9_1openalex-snapshot
Multilevel Inverter Topology with Reduced Components for Renewable Energy Applications
inferred← citeshttps://doi.org/10.1007/978-981-15-0214-9_95openalex-snapshot
Multilevel Inverter Topologies in Renewable Energy Applications
inferred← citeshttps://doi.org/10.1007/978-981-15-2256-7_4openalex-snapshot
Different Topologies of Inverter: A Literature Survey
inferred← citeshttps://doi.org/10.1007/978-981-15-5029-4_28openalex-snapshot
A New 75-Level Inverter Topology with Reduced Number of Switch Count
inferred← citeshttps://doi.org/10.1007/978-981-15-9829-6_51openalex-snapshot
Seven Level Enhanced Modified T-type Multilevel Inverter (MLI) with Reduce Part Count
inferred← citeshttps://doi.org/10.1007/978-981-33-4080-0_69openalex-snapshot
THD Analysis of 5-Level, 7-Level and 9-Level CHB—Multilevel Inverters Using SPWM Switching Approach
inferred← citeshttps://doi.org/10.1007/s00202-020-01059-7openalex-snapshot
A generalized symmetrical MLI topology with improved commutation
inferred← citeshttps://doi.org/10.1007/s00202-023-01829-zopenalex-snapshot
Experimental investigation on a Solar Photovoltaic system using reduced multilevel connections for power quality improvement
inferred← citeshttps://doi.org/10.1007/s00202-024-02237-7openalex-snapshot
A modified multilevel inverter with modified triangular carrier SPWM approach
inferred← citeshttps://doi.org/10.1007/s00202-026-03670-6openalex-snapshot
Self-balanced switched-capacitor multilevel inverter with quinary ratio of asymmetry featuring voltage boosting capability
inferred← citeshttps://doi.org/10.1007/s00500-023-09006-xopenalex-snapshot
A new switch-diode cell-based single-phase cascaded multilevel inverter
inferred← citeshttps://doi.org/10.1007/s00542-023-05592-wopenalex-snapshot
Design, implementation and validation of a new multi-level topology with fewer components
inferred← citeshttps://doi.org/10.1007/s13198-023-01926-zopenalex-snapshot
Mathematical formulation of multicarrier PWM techniques and design an eleven-level modular multilevel inverter to improve power quality
inferred← citeshttps://doi.org/10.1007/s13369-022-07066-zopenalex-snapshot
A Generalized Series-Connected Multilevel Inverter (MLI) Based on Reduced Power Electronic Devices for Symmetrical/Asymmetrical Sources
inferred← citeshttps://doi.org/10.1007/s40998-023-00602-zopenalex-snapshot
Experimental Design and Analysis of Symmetrical and Asymmetrical Multilevel Inverters
inferred← citeshttps://doi.org/10.1007/s40998-024-00732-yopenalex-snapshot
A New Symmetrical Five Level Multilevel Inverter Topology for Standalone Solar PV Based System
inferred← citeshttps://doi.org/10.1007/s42835-021-00680-1openalex-snapshot
A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
inferred← citeshttps://doi.org/10.1007/s42835-024-01907-7openalex-snapshot
Suppression of Harmonics in a Novel Multilevel Inverter Using Multi-Carrier Based PWM Technique
inferred← citeshttps://doi.org/10.1007/s43236-019-00030-5openalex-snapshot
Logic pattern-based low-frequency pulse generation technique for modified multilevel DC-link inverters
inferred← citeshttps://doi.org/10.1007/s43236-022-00508-9openalex-snapshot
A modular switched-capacitor multilevel inverter featuring voltage gain ability
inferred← citeshttps://doi.org/10.1016/b978-0-12-821668-2.00006-4openalex-snapshot
Asymmetrical multilevel inverter topologies
inferred← citeshttps://doi.org/10.1016/j.aej.2023.10.049openalex-snapshot
An empirical survey of topologies, evolution, and current developments in multilevel inverters
inferred← citeshttps://doi.org/10.1016/j.asej.2020.12.010openalex-snapshot
A hybrid T-type (HT-type) multilevel inverter with reduced components
inferred← citeshttps://doi.org/10.1016/j.egyr.2022.07.166openalex-snapshot
A structural overview on transformer and transformer-less multi level inverters for renewable energy applications
inferred← citeshttps://doi.org/10.1016/j.eprime.2026.201241openalex-snapshot
An enhanced 49-level asymmetrical multi-level inverter (AMLI) designed for PV systems operating in grid-tied mode
inferred← citeshttps://doi.org/10.1016/j.epsr.2022.107826openalex-snapshot
Dynamic voltage restore based on switched-capacitor multilevel inverter with ability to compensate for voltage drop, harmonics, and unbalancing simultaneously
inferred← citeshttps://doi.org/10.1016/j.epsr.2023.109458openalex-snapshot
Design and control of a novel topology for multilevel inverters using high frequency link
inferred← citeshttps://doi.org/10.1016/j.ijepes.2016.05.011openalex-snapshot
Comparison of reduced part count multilevel inverters (RPC-MLIs) for integration to the grid
inferred← citeshttps://doi.org/10.1016/j.ijepes.2020.105960openalex-snapshot
Development of an enhanced multilevel converter using an efficient fundamental switching technique
inferred← citeshttps://doi.org/10.1016/j.ijepes.2020.106730openalex-snapshot
A new cascaded asymmetrical multilevel inverter based on switched dc voltage sources
inferred← citeshttps://doi.org/10.1016/j.ijhydene.2017.02.020openalex-snapshot
An original observer design for reduced sensor control of Packed U Cells based renewable energy system
inferred← citeshttps://doi.org/10.1016/j.rser.2017.02.008openalex-snapshot
A comprehensive study of classical and hybrid multilevel inverter topologies for renewable energy applications
inferred← citeshttps://doi.org/10.1016/j.rser.2017.03.121openalex-snapshot
A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications
inferred← citeshttps://doi.org/10.1016/j.rser.2017.10.023openalex-snapshot
Recent research on transformer based single DC source multilevel inverter: A review
inferred← citeshttps://doi.org/10.1016/j.rser.2017.10.052openalex-snapshot
An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications
inferred← citeshttps://doi.org/10.1016/j.seta.2022.102088openalex-snapshot
3-Phase multi-inverter with cascaded H-bridge inverter designing and implementation for renewable system
inferred← citeshttps://doi.org/10.1038/s41598-024-53568-1openalex-snapshot
Capacitor based topology of cross-square-switched T-type multi-level inverter
inferred← citeshttps://doi.org/10.1049/iet-pel.2015.0037openalex-snapshot
Hybrid topology of symmetrical multilevel inverter using less number of devices
inferred← citeshttps://doi.org/10.1049/iet-pel.2015.0176openalex-snapshot
Reduction in number of devices for symmetrical and asymmetrical multilevel inverters
inferred← citeshttps://doi.org/10.1049/iet-pel.2015.0956openalex-snapshot
Cascaded multilevel inverter using series connection of novel capacitor‐based units with minimum switch count
inferred← citeshttps://doi.org/10.1049/iet-pel.2016.0506openalex-snapshot
Analysis of cascaded H‐bridge multilevel inverter configuration with double level circuit
inferred← citeshttps://doi.org/10.1049/iet-pel.2016.1011openalex-snapshot
General topology for asymmetrical multilevel inverter with reduced number of switches
inferred← citeshttps://doi.org/10.1049/iet-pel.2017.0039openalex-snapshot
Cascaded multilevel inverter based on symmetric–asymmetric DC sources with reduced number of components
inferred← citeshttps://doi.org/10.1049/iet-pel.2017.0401openalex-snapshot
Single‐phase multilevel inverter topologies with self‐voltage balancing capabilities
inferred← citeshttps://doi.org/10.1049/iet-pel.2017.0586openalex-snapshot
Reduced carrier PWM scheme with unified logical expressions for reduced switch count multilevel inverters
inferred← citeshttps://doi.org/10.1049/iet-pel.2018.5089openalex-snapshot
Reduced switch‐count structure for symmetric multilevel inverters with a novel switched‐DC‐source submodule
inferred← citeshttps://doi.org/10.1049/iet-pel.2018.5686openalex-snapshot
Flexible transformer‐based multilevel inverter topologies
inferred← citeshttps://doi.org/10.1049/iet-pel.2019.0087openalex-snapshot
Selective harmonics elimination using whale optimisation algorithm for a single‐phase‐modified source switched multilevel inverter
inferred← citeshttps://doi.org/10.1049/iet-pel.2019.0273openalex-snapshot
Comparative analysis of CB‐PWM techniques in modified multilevel DC link inverter for PV applications
inferred← citeshttps://doi.org/10.1049/iet-pel.2019.1389openalex-snapshot
Optimal design of a cascaded rectangular‐type and circle‐type multilevel inverters with a new switching technique
inferred← citeshttps://doi.org/10.1049/iet-pel.2020.0620openalex-snapshot
Single‐phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination
inferred← citeshttps://doi.org/10.1049/joe.2017.0068openalex-snapshot
Multilevel inverter topology using single source and double source module with reduced power electronic components
inferred← citeshttps://doi.org/10.1049/joe.2017.0174openalex-snapshot
Symmetric switched diode multilevel inverter structure with minimised switch count
inferred← citeshttps://doi.org/10.1049/tje2.70001openalex-snapshot
Machine learning based fault detection technique for hybrid multi level inverter topology
inferred← citeshttps://doi.org/10.1063/1.5045320openalex-snapshot
Integrating multilevel converters application on renewable energy sources—A survey
inferred← citeshttps://doi.org/10.1063/1.5078975openalex-snapshot
Recent progress on multilevel inverters and its applications
inferred← citeshttps://doi.org/10.1063/5.0264028openalex-snapshot
A cascaded boost converter with fuzzy logic control for battery power amplifier applications
inferred← citeshttps://doi.org/10.1080/00207217.2021.1908623openalex-snapshot
Multilevel Inverter based on switched-capacitor with reduced component count
inferred← citeshttps://doi.org/10.1080/00207217.2022.2094472openalex-snapshot
A New Switched Capacitor Based Multi-Level Inverter with Fewer Capacitors
inferred← citeshttps://doi.org/10.1080/00207217.2026.2613748openalex-snapshot
Synthesis of stacked HSC-T using improved mixed frequency PWM
inferred← citeshttps://doi.org/10.1080/03772063.2017.1304288openalex-snapshot
An Improvisation of CCS-MLI Topology in Terms of Maximization of Levels
inferred← citeshttps://doi.org/10.1080/03772063.2017.1367262openalex-snapshot
Comparison of Reduced Part Count Multilevel Inverters (RPC-MLIs) for Grid Interfacing
inferred← citeshttps://doi.org/10.1080/03772063.2019.1664339openalex-snapshot
A New Space Vector Pulse Width Modulation Technique for Single-Phase Seven-Level Inverter with Reduced Number of Switches
inferred← citeshttps://doi.org/10.1080/03772063.2021.2014364openalex-snapshot
Reduced Auxiliary Circuit Switch Nine-Level Inverter for Renewable Energy Applications
inferred← citeshttps://doi.org/10.1080/03772063.2023.2181231openalex-snapshot
Hardware Design and Implementation of FPGA Controlled Seven-Level Reduced Switch MLI
inferred← citeshttps://doi.org/10.1080/03772063.2025.2512054openalex-snapshot
A Cross-Tied Trinary Sequence Multilevel Inverter with the Third Harmonic Injected SPWM Technique
inferred← citeshttps://doi.org/10.1080/15325008.2016.1219888openalex-snapshot
A 17-Level Switched Voltage Source Multi-Level Inverter Topology with Low-Switching Frequency Control
inferred← citeshttps://doi.org/10.1080/15325008.2016.1250238openalex-snapshot
Improved Configuration of Multilevel Inverter with Reduced Semiconductor Devices
inferred← citeshttps://doi.org/10.1080/15325008.2016.1266061openalex-snapshot
Cascaded Common Nodal Point Multi-level Inverter Topology
inferred← citeshttps://doi.org/10.1080/15325008.2019.1660735openalex-snapshot
A Home-type (H-type) Cascaded Multilevel Inverter with Reduced Device Count: Analysis and Implementation
inferred← citeshttps://doi.org/10.1080/15325008.2021.1970290openalex-snapshot
Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components
inferred← citeshttps://doi.org/10.1088/1742-6596/1000/1/012051openalex-snapshot
RETRACTED: Design and Implementation of nine level multilevel Inverter
inferred← citeshttps://doi.org/10.1088/1757-899x/981/4/042045openalex-snapshot
Simulink implementation of Nine-level Cascaded T-type RSC-MLI for 3P3W DSTACOM application
inferred← citeshttps://doi.org/10.1088/1757-899x/981/4/042066openalex-snapshot
Single and double LDN configuration analysis with cascaded H bridge multilevel inverter
inferred← citeshttps://doi.org/10.1088/1757-899x/981/4/042071openalex-snapshot
Implementation of LDN to MLI and RSC-MLI configurations with a simple carrier-based modulation
inferred← citeshttps://doi.org/10.1088/2631-8695/ad43bcopenalex-snapshot
An improved nested 3-phase 5-level MLI design with optimized output voltage and total harmonic distortion
inferred← citeshttps://doi.org/10.1088/2631-8695/ae02eaopenalex-snapshot
A cost-effective 17-level single-source switched-capacitor multilevel inverter with low device count and high voltage gain
inferred← citeshttps://doi.org/10.1108/compel-02-2020-0082openalex-snapshot
Application of new algorithms on asymmetric cascaded multilevel inverter
inferred← citeshttps://doi.org/10.1108/cw-06-2021-0162openalex-snapshot
Review and design of modular multilevel inverter with modified multicarrier PWM techniques for solar PV applications
inferred← citeshttps://doi.org/10.1108/cw-06-2021-0184openalex-snapshot
A new tri-source symmetric cascaded multilevel inverter topology with reduced power components
inferred← citeshttps://doi.org/10.1108/wje-02-2022-0064openalex-snapshot
A novel cascaded transformer coupled multilevel inverter with reduced number of switches for high power applications
inferred← citeshttps://doi.org/10.1109/access.2017.2775203openalex-snapshot
Implementation and Comparison of Symmetric and Asymmetric Multilevel Inverters for Dynamic Loads
inferred← citeshttps://doi.org/10.1109/access.2019.2890872openalex-snapshot
Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count
inferred← citeshttps://doi.org/10.1109/access.2019.2913447openalex-snapshot
Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation
inferred← citeshttps://doi.org/10.1109/access.2019.2916195openalex-snapshot
Direct Model Predictive Control of Novel H-Bridge Multilevel Inverter Based Grid-Connected Photovoltaic System
inferred← citeshttps://doi.org/10.1109/access.2019.2925277openalex-snapshot
Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count
inferred← citeshttps://doi.org/10.1109/access.2019.2938980openalex-snapshot
An Asymmetric Switched Capacitor Multilevel Inverter With Component Reduction
inferred← citeshttps://doi.org/10.1109/access.2020.3020625openalex-snapshot
Investigation of a Transistor Clamped T-Type Multilevel H-Bridge Inverter With Inverted Double Reference Single Carrier PWM Technique for Renewable Energy Applications
inferred← citeshttps://doi.org/10.1109/access.2020.3030951openalex-snapshot
A New Configurable Topology for Multilevel Inverter With Reduced Switching Components
inferred← citeshttps://doi.org/10.1109/access.2020.3044268openalex-snapshot
A Multi-Cell 21-Level Hybrid Multilevel Inverter Synthesizes a Reduced Number of Components With Voltage Boosting Property
inferred← citeshttps://doi.org/10.1109/access.2021.3051039openalex-snapshot
A Novel Asymmetrical 21-Level Inverter for Solar PV Energy System With Reduced Switch Count
inferred← citeshttps://doi.org/10.1109/access.2021.3096125openalex-snapshot
Scalar and Vector Controlled Infinite Level Inverter (ILI) Topology Fed Open-Ended Three-Phase Induction Motor
inferred← citeshttps://doi.org/10.1109/access.2023.3293891openalex-snapshot
Feasibility Study of a Fully Decentralized Control Scheme for PV Cell-Level Cascaded H-Bridge Inverters
inferred← citeshttps://doi.org/10.1109/access.2023.3311626openalex-snapshot
ASO-Based SHE Method on Hybrid Multilevel Inverter for PV Application Under Dynamic Operating Conditions
inferred← citeshttps://doi.org/10.1109/access.2024.3472752openalex-snapshot
Multilevel Inverters Design, Topologies, and Applications: Research Issues, Current, and Future Directions
inferred← citeshttps://doi.org/10.1109/asiancon66527.2025.11281044openalex-snapshot
A Comparative Analysis of Two Level, Three Level and Multilevel H-Bridge Inverter Topologies
inferred← citeshttps://doi.org/10.1109/cera59325.2023.10455395openalex-snapshot
A Reduced Component Count Multilevel Inverter for Single and Three Phase Applications
inferred← citeshttps://doi.org/10.1109/chilecon.2017.8229701openalex-snapshot
Realization of cascaded multilevel inverter
inferred← citeshttps://doi.org/10.1109/cieec58067.2023.10167424openalex-snapshot
Active Power Return Suppression Strategy of Three-Phase Cascaded Multilevel Photovoltaic Inverter Based on Harmonic Compensation
inferred← citeshttps://doi.org/10.1109/cjece.2019.2892087openalex-snapshot
Toward a Way to Benchmark Multilevel Inverter Topologies Based on Level to Components Ratio
inferred← citeshttps://doi.org/10.1109/cobep.2015.7420127openalex-snapshot
Seven level asymmetric inverters with coupled inductors
inferred← citeshttps://doi.org/10.1109/codit49905.2020.9263906openalex-snapshot
Design of Multilevel Inverter with Reduced Number of Switches
inferred← citeshttps://doi.org/10.1109/cpe.2018.8372571openalex-snapshot
Design of a new combined cascaded multilevel inverter based on developed H-bridge with reduced number of IGBTs and DC voltage sources
inferred← citeshttps://doi.org/10.1109/cpere56564.2023.10119633openalex-snapshot
A Brief Review of the Conventional and Multilevel Inverters Topologies
inferred← citeshttps://doi.org/10.1109/cspa.2019.8695985openalex-snapshot
Simplified Sinusoidal Pulse Width Modulation of Cross-switched Multilevel Inverter
inferred← citeshttps://doi.org/10.1109/ecce44975.2020.9235837openalex-snapshot
A New Asymmetric 49-levels Cascaded MPUC Multilevel Inverter Fed by a Single DC-Source
inferred← citeshttps://doi.org/10.1109/ecce47101.2021.9595834openalex-snapshot
A Single-Phase 35-levels Cascaded PUC Multilevel Inverter Fed by a Single DC-Source
inferred← citeshttps://doi.org/10.1109/ecceeurope62508.2024.10751902openalex-snapshot
A Novel Fast and High Performance Reconstruction Voltage Perdictive Controller for three Phase Multilevel Inverters
inferred← citeshttps://doi.org/10.1109/eecsi.2017.8239137openalex-snapshot
High efficiency single phase inverter design
inferred← citeshttps://doi.org/10.1109/egrid48559.2020.9330665openalex-snapshot
Model Predictive Control with Switching Frequency Minimization for Modified Packed U-cell Inverter
inferred← citeshttps://doi.org/10.1109/eleco.2015.7394622openalex-snapshot
An attempt to improve output voltage quality of developed multi-level inverter topology by increasing the number of levels
inferred← citeshttps://doi.org/10.1109/epe.2015.7309278openalex-snapshot
Cascaded U-Cell multilevel converter for STATCOM applications
inferred← citeshttps://doi.org/10.1109/epe.2016.7695327openalex-snapshot
Multi-objective model predictive control for grid-tied 15-level packed U cells inverter
inferred← citeshttps://doi.org/10.1109/globconpt57482.2022.9938309openalex-snapshot
A New Symmetrical Multilevel Inverter with Reduced Components Using Carrier Based PWM Technique
inferred← citeshttps://doi.org/10.1109/greentech.2017.22openalex-snapshot
A novel generalized concept for three phase cascaded multilevel inverter topologies
inferred← citeshttps://doi.org/10.1109/gucon.2018.8674910openalex-snapshot
Full-Fault-Tolerant Single-Phase 13-Level Cascaded Multilevel Inverter with Modified H-Bridge Modules
inferred← citeshttps://doi.org/10.1109/ic3i56241.2022.10073430openalex-snapshot
Utilization Of Reduced Switch Components With Different Topologies In Multi-Level Inverter For Renewable Energy Applications-A Detailed Review
inferred← citeshttps://doi.org/10.1109/ica-acca.2016.7778467openalex-snapshot
A review on multilevel inverter with reduced switch count
inferred← citeshttps://doi.org/10.1109/icacrs55517.2022.10029308openalex-snapshot
Comparison between Symmetrical and Asymmetrical 13 Level MLI with Minimal Switches
inferred← citeshttps://doi.org/10.1109/iccci54379.2022.9741026openalex-snapshot
Design of Thirteen Level Inverter suitable for Solar Farms
inferred← citeshttps://doi.org/10.1109/iccece44727.2019.9001894openalex-snapshot
A Modified Reduced switch counts Multilevel DC link 3-phase Inverter using Half bridge Level Doubling (LDN) Network
inferred← citeshttps://doi.org/10.1109/iceca52323.2021.9675929openalex-snapshot
13-level Inverter Configuration with a Reduced Auxiliary Circuit for Renewable Energy Applications
inferred← citeshttps://doi.org/10.1109/icee55646.2022.9827131openalex-snapshot
Cascaded Multilevel Inverter with Reduced Switch Count
inferred← citeshttps://doi.org/10.1109/icees.2018.8443283openalex-snapshot
Simulation of New Symmetric and Asymmetric Multilevel Inverter Topology with Reduced Number of Switches
inferred← citeshttps://doi.org/10.1109/icees57979.2023.10110081openalex-snapshot
Novel Multilevel Inverter with New Altered Carrier PWM Method
inferred← citeshttps://doi.org/10.1109/icees57979.2023.10110216openalex-snapshot
A Novel Multilevel H-6 Inverter with Twin Voltage Generation Modules for Medium Power Applications
inferred← citeshttps://doi.org/10.1109/icetietr.2018.8529116openalex-snapshot
Simulation of Single Phase Cascaded H-Bridge Multilevel Inverters & THD Analysis
inferred← citeshttps://doi.org/10.1109/icicacs60521.2024.10498477openalex-snapshot
Analysis of Multilevel Inverter with Different Control Techniques
inferred← citeshttps://doi.org/10.1109/icpc2t53885.2022.9776978openalex-snapshot
Generalized Topology with Reduced Components for Multilevel Inverter Using Selective Harmonic Elimination Technique
inferred← citeshttps://doi.org/10.1109/icpc2t63847.2025.10958740openalex-snapshot
Modeling, Analysis, and Prototyping of a Cascaded HBridge Multilevel Inverter System Using TI F28379D Microcontroller for High-Voltage Applications
inferred← citeshttps://doi.org/10.1109/icpe.2015.7168002openalex-snapshot
A multilevel converter topology based bidirectional inductive power transfer system with improved characteristics
inferred← citeshttps://doi.org/10.1109/icpea1.2019.8911174openalex-snapshot
A New Topology for Cascaded Multilevel Inverter to Generate More Voltage Levels with a Reduced Count of Power Switches
inferred← citeshttps://doi.org/10.1109/icpea1.2019.8911180openalex-snapshot
Design and Implementation of A New Topology for Multilevel Inverter with Reduced Count of IGBTs and DC Voltage Sources Based on Developed HBridge
inferred← citeshttps://doi.org/10.1109/icpeev67897.2025.11291499openalex-snapshot
Design of Multi Level H-Bridge Inverter for Single Phase AC Loads
inferred← citeshttps://doi.org/10.1109/icpeices.2016.7853111openalex-snapshot
Analysis and simulation of a new topology of single phase multi-level inverter
inferred← citeshttps://doi.org/10.1109/icpeices.2016.7853257openalex-snapshot
Implementation of symmetrical Multilevel Inverter topology
inferred← citeshttps://doi.org/10.1109/icps60393.2023.10429023openalex-snapshot
A Reduced Component Count MLI for Solar Power Generation
inferred← citeshttps://doi.org/10.1109/icrieece44171.2018.9009206openalex-snapshot
Analysis and Implementation of a Novel Multilevel Inverter Structure Using Reduced Power Electronic Switches and DC Sources
inferred← citeshttps://doi.org/10.1109/icscan58655.2023.10394827openalex-snapshot
A Single Phase Cascaded H Bridge PV Inverter's Harmonic Compensation Strategy in an Unbalanced Condition
inferred← citeshttps://doi.org/10.1109/ieacon.2016.8067354openalex-snapshot
A high frequency linked modular cascaded multilevel inverter
inferred← citeshttps://doi.org/10.1109/iecon.2015.7392301openalex-snapshot
A modified structure for symmetrical and asymmetrical configuration of multilevel inverter
inferred← citeshttps://doi.org/10.1109/iecon.2015.7392361openalex-snapshot
Optimal asymmetry for cascaded multilevel converter with cross-connected half-bridges
inferred← citeshttps://doi.org/10.1109/iecon.2016.7793762openalex-snapshot
Design and implementation of a new three source topology of multilevel inverters with reduced number of switches
inferred← citeshttps://doi.org/10.1109/iecon.2017.8217116openalex-snapshot
New multilevel inverter with three extendable units
inferred← citeshttps://doi.org/10.1109/iecon.2018.8591564openalex-snapshot
A Thirteen Level Twenty-Four Sided Polygonal Voltage Space Vector Structure for Drives
inferred← citeshttps://doi.org/10.1109/iecon.2018.8591578openalex-snapshot
A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components
inferred← citeshttps://doi.org/10.1109/iecon.2019.8927029openalex-snapshot
A Simple Sliding Mode Controller for PUC7 Grid-Connected Inverter Using A look-up Table
inferred← citeshttps://doi.org/10.1109/iecon49645.2022.9968937openalex-snapshot
A Dense Multilevel 24-sided Polygonal Voltage Space Vector Structure for IM Drive with Open-end Winding Configuration
inferred← citeshttps://doi.org/10.1109/iicpe.2016.8079486openalex-snapshot
Hexagon type (H-Type) sub-block: Multilevel inverter with reduced number of devices
inferred← citeshttps://doi.org/10.1109/incet51464.2021.9456285openalex-snapshot
Modified Design and Implementation of Single Phase Seven Level Inverter with Different PWM Techniques
inferred← citeshttps://doi.org/10.1109/intelse.2016.7475132openalex-snapshot
A multilevel inverter topology with reduced number of switches
inferred← citeshttps://doi.org/10.1109/inventive.2016.7830132openalex-snapshot
Real time implementation of FPGA based digital PWM for 81-level multilevel inverter
inferred← citeshttps://doi.org/10.1109/isie45063.2020.9152537openalex-snapshot
An Effective Double Frequency Ripple Suppression Based on Sliding-Mode Control for Cascaded Multilevel Quasi-Z-Source Inverters
inferred← citeshttps://doi.org/10.1109/jestie.2022.3164252openalex-snapshot
Transformer Based 25-Level T-Type MLI for Renewable Energy Integration
inferred← citeshttps://doi.org/10.1109/jestie.2024.3521390openalex-snapshot
A Novel Reconstructed Voltage Predictive Control for the Multilevel T-NPC Converter: Design, Simulation, and Experimentation
inferred← citeshttps://doi.org/10.1109/jestie.2026.3707310openalex-snapshot
An Enhanced Clamped-Double Submodule-Based Multilevel Inverter for Grid-Tied Applications
inferred← citeshttps://doi.org/10.1109/jestpe.2018.2828100openalex-snapshot
Three-Phase Hybrid Cascaded Multilevel Inverter Using Topological Modules With 1:7 Ratio of Asymmetry
inferred← citeshttps://doi.org/10.1109/jestpe.2019.2930900openalex-snapshot
Novel Symmetric Modular Hybrid Multilevel Inverter With Reduced Number of Semiconductors and Low-Voltage Stress Across Switches
inferred← citeshttps://doi.org/10.1109/jestpe.2020.3010793openalex-snapshot
A Reduced Single-Phase Switched-Diode Cascaded Multilevel Inverter
inferred← citeshttps://doi.org/10.1109/jestpe.2024.3481666openalex-snapshot
Fault-Tolerant Analysis-Based Performance Assessment of Single-Phase Multilevel Inverter Topologies With Reduced Switch Count
inferred← citeshttps://doi.org/10.1109/jsyst.2021.3091486openalex-snapshot
Control Strategy for Single-Phase Grid-Interfaced Modified Multilevel Inverter Topology for Distributed Power Generation
inferred← citeshttps://doi.org/10.1109/mascon51689.2021.9563371openalex-snapshot
Performance Analysis of Reduced Switched Multi Level Inverter Fed Permanent Magnet Synchronous Motor Drive
inferred← citeshttps://doi.org/10.1109/mepcon.2017.8301344openalex-snapshot
A review of multilevel inverter topologies, control techniques, and applications
inferred← citeshttps://doi.org/10.1109/npec.2017.8310436openalex-snapshot
A single phase hybrid multilevel inverter developed from half bridge cells
inferred← citeshttps://doi.org/10.1109/npec.2018.8476791openalex-snapshot
A Novel Structure of Cascaded Multilevel Inverter with High Voltage Level Generation Capability using Reduced Components
inferred← citeshttps://doi.org/10.1109/npec57805.2023.10384968openalex-snapshot
Multilevel Inverters with Reduced Switch Count: A Reality Check
inferred← citeshttps://doi.org/10.1109/ojies.2021.3050214openalex-snapshot
A Survey on Reduced Switch Count Multilevel Inverters
inferred← citeshttps://doi.org/10.1109/pedes.2018.8707792openalex-snapshot
FPA Optimized Selective Harmonic Elimination PWM Technique Application in Reduced Switch Count Multilevel Inverter
inferred← citeshttps://doi.org/10.1109/pedes.2018.8707903openalex-snapshot
A single phase cascaded five level Quasi Switched Boost Inverter based on switched capacitor structure
inferred← citeshttps://doi.org/10.1109/pedes61459.2024.10960968openalex-snapshot
A Fault-Tolerant Multilevel Inverter Topology Configured with Three Sources with Improved Performance in Post-Fault Conditions
inferred← citeshttps://doi.org/10.1109/pedstc.2015.7093253openalex-snapshot
DC-AC buck and buck-boost inverters for renewable energy applications
inferred← citeshttps://doi.org/10.1109/pedstc.2016.7556854openalex-snapshot
New asymmetrical commutation cell for multilevel inverters with reduced number of components
inferred← citeshttps://doi.org/10.1109/pedstc.2017.7910322openalex-snapshot
Two new transformer-based isolated seven-level inverters
inferred← citeshttps://doi.org/10.1109/pedstc.2017.7910377openalex-snapshot
New symmetric cascaded multilevel inverter with reduced number of controlled devices and low blocked voltage by switches
inferred← citeshttps://doi.org/10.1109/pedstc49159.2020.9088427openalex-snapshot
New Cascaded Hybrid Multilevel Inverter with Low Number of Controlled Switches and Voltage Stress of Transistors
inferred← citeshttps://doi.org/10.1109/pesgre45664.2020.9070653openalex-snapshot
Asymmetrical Single-Phase Cascaded Differential Multilevel Inverter for PV Applications
inferred← citeshttps://doi.org/10.1109/pesgre52268.2022.9715962openalex-snapshot
Harmonic Reduction in a Microgrid using modified Asymmetrical Inverter for Hybrid Renewable Applications
inferred← citeshttps://doi.org/10.1109/pesgre58662.2023.10404244openalex-snapshot
A Novel Multilevel Inverter with Symmetric and Asymmetric DC-Link Voltages for Solar Photovoltaic based Microgrid Applications
inferred← citeshttps://doi.org/10.1109/picc.2018.8384811openalex-snapshot
A new symmetric multilevel converter topology with reduced voltage on switches and DC source
inferred← citeshttps://doi.org/10.1109/piicon56320.2022.10045004openalex-snapshot
Performance Analysis of 7- Level Cascade H-Bridge Multilevel Inverter with Symmetrical & Asymmetrical Configuration
inferred← citeshttps://doi.org/10.1109/powerafrica.2018.8521070openalex-snapshot
New Switched-Multi-Source Inverter Topology with Optimum Number of Used Switches
inferred← citeshttps://doi.org/10.1109/rdcape.2017.8358241openalex-snapshot
A new general topology for asymmetrical multilevel inverter with reduced number of switching components
inferred← citeshttps://doi.org/10.1109/rtecc.2018.8625691openalex-snapshot
A review of various multilevel inverter topologies with reduced component count
inferred← citeshttps://doi.org/10.1109/rteict49044.2020.9315586openalex-snapshot
Multi carrier PWM for cascade topology of multilevel inverter
inferred← citeshttps://doi.org/10.1109/sefet65155.2025.11255260openalex-snapshot
Asymmetrical Input 7 Level Reduced Component Count MLI for Renewable Energy Application
inferred← citeshttps://doi.org/10.1109/sest.2018.8495740openalex-snapshot
A Novel Single-Phase Bidirectional Nine-Level Converter Employing Four Quadrant Switches
inferred← citeshttps://doi.org/10.1109/sgre59715.2024.10428816openalex-snapshot
An Extendable Zeta Converter Based Grid-Connected Multilevel Inverter With Model Predictive Control Method
showing the first 200 of 310
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.