On the public citation graph

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes

https://doi.org/10.1109/tvlsi.2018.2806928
0 signed · 41 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1049/ep.1978.0296openalex-snapshot
Analysis and Design of Analog Integrated Circuits
inferredcites →https://doi.org/10.1109/4.760369openalex-snapshot
A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
inferredcites →https://doi.org/10.1109/asscc.2016.7844132openalex-snapshot
56-Level programmable voltage detector in steps of 50mV for battery management
inferredcites →https://doi.org/10.1109/cicc.2015.7338393openalex-snapshot
A 110nA quiescent current buck converter with zero-power supply monitor and near-constant output ripple
inferredcites →https://doi.org/10.1109/cicc.2017.7993622openalex-snapshot
Buck converter with higher than 87% efficiency over 500nA to 20mA load current range for IoT sensor nodes by Clocked Hysteresis Control
inferredcites →https://doi.org/10.1109/icicdt.2012.6232846openalex-snapshot
32 nm FinFET-based 0.7-to-1.1 V digital voltage sensor with 50 mV resolution
inferredcites →https://doi.org/10.1109/iscas.2010.5537410openalex-snapshot
Fully on-chip temperature, process, and voltage sensors
inferredcites →https://doi.org/10.1109/jssc.2008.917533openalex-snapshot
Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications
inferredcites →https://doi.org/10.1109/jssc.2011.2159054openalex-snapshot
Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters
inferredcites →https://doi.org/10.1109/jssc.2015.2506685openalex-snapshot
A 50 nW-to-10 mW Output Power Tri-Mode Digital Buck Converter With Self-Tracking Zero Current Detection for Photovoltaic Energy Harvesting
inferredcites →https://doi.org/10.1109/tcsi.2006.887472openalex-snapshot
An Accurate, Low-Voltage, CMOS Switching Power Supply With Adaptive On-Time Pulse-Frequency Modulation (PFM) Control
inferredcites →https://doi.org/10.1109/tcsi.2010.2089557openalex-snapshot
Charge Balance Analysis and State Transition Analysis of Hysteretic Voltage Mode Switching Converters
inferredcites →https://doi.org/10.1109/tcsii.2005.850411openalex-snapshot
Dynamic hysteresis band control of the buck converter with fast transient response
inferredcites →https://doi.org/10.1109/tpel.2009.2032657openalex-snapshot
Ripple-Based Control of Switching Regulators—An Overview
inferredcites →https://doi.org/10.1109/tpel.2015.2400996openalex-snapshot
A DCM-Only Buck Regulator With Hysteretic-Assisted Adaptive Minimum-On-Time Control for Low-Power Microcontrollers
inferredcites →https://doi.org/10.1109/tvlsi.2013.2241799openalex-snapshot
Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator
inferredcites →https://doi.org/10.1109/tvlsi.2013.2290083openalex-snapshot
Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems
inferredcites →https://doi.org/10.1109/vlsic.1999.797236openalex-snapshot
A high-voltage output buffer fabricated on a 2 V CMOS technology
inferredcites →https://doi.org/10.1109/vlsic.2015.7231290openalex-snapshot
Solar energy harvesting system with integrated battery management and startup using single inductor and 3.2nW quiescent power

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4674417openalex-extracted
inferred← citeshttps://doi.org/10.1007/s10470-020-01738-2openalex-snapshot
Three-level buck converter utilizing a DAC-based flying capacitor voltage control technique
inferred← citeshttps://doi.org/10.1007/s10470-021-01939-3openalex-snapshot
Digitally controlled PWM buck converter employing counter and VCOs
inferred← citeshttps://doi.org/10.1007/s40313-019-00504-8openalex-snapshot
Voltage-Controlled Quadratic Buck Converter for a DC Power Management System with Constant Current Load
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106319openalex-snapshot
A high-light-load-efficiency hysteresis-controlled buck converter with adaptively clocked hysteresis dynamic comparator for IoT applications
inferred← citeshttps://doi.org/10.1016/j.mejo.2025.106768openalex-snapshot
Up To 99.6 % duty cycle digital PWM using 180-nm CMOS process
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103286openalex-snapshot
Dynamic power stabilization model for improved conduction and switching loss using boost rectifiers
inferred← citeshttps://doi.org/10.1063/5.0081810openalex-snapshot
Implementation of buck-boost converter for reduction of conduction losses
inferred← citeshttps://doi.org/10.1109/apec.2019.8722051openalex-snapshot
A Novel Ripple-Coupling Constant on-Time Controlled Buck Converter IC with Highly Digital Charge-Pump Based Error Amplifier
inferred← citeshttps://doi.org/10.1109/iccece51049.2023.10085385openalex-snapshot
Analysis of a Hysteresis Current Control DC–DC Buck Converter Suitable for Wide Range of Operating Conditions
inferred← citeshttps://doi.org/10.1109/iscas48785.2022.9937442openalex-snapshot
A Wide-Load-Range Tri-Mode Buck Converter with Seamless Mode Transition
inferred← citeshttps://doi.org/10.1109/sefet65155.2025.11255001openalex-snapshot
Analysis of Hardware Trojan for Multilevel Cascaded Converters
inferred← citeshttps://doi.org/10.1109/sgre59715.2024.10428868openalex-snapshot
Voltage Predictive Methods for Digitally Controlled Synchronous Buck Converter
inferred← citeshttps://doi.org/10.1109/socc62300.2024.10737759openalex-snapshot
Fully Integrated Switched-Capacitor DC-DC Converter With Self-Recovery Hysteresis Control
inferred← citeshttps://doi.org/10.1109/tcsi.2020.3012504openalex-snapshot
Fully-Integrated Reconfigurable Charge Pump With Two-Dimensional Frequency Modulation for Self-Powered Internet-of-Things Applications
inferred← citeshttps://doi.org/10.1109/tencon61640.2024.10902718openalex-snapshot
A Non-Overlapping Synthetic Clock Generator for DC-DC Boost Converter in 65 nm CMOS Technology
inferred← citeshttps://doi.org/10.1109/tii.2020.2983844openalex-snapshot
FPGA-Based High-Definition SPWM Generation With Harmonic Mitigation Property for Voltage Source Inverter Applications
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2892312openalex-snapshot
2018 IndexIEEE Transactions on Very Large Scale Integration (VLSI) SystemsVol. 26
inferred← citeshttps://doi.org/10.1109/tvlsi.2024.3422382openalex-snapshot
A Dual-Mode Buck Converter with Light-Load Efficiency Improvement and Seamless Mode Transition Technique
inferred← citeshttps://doi.org/10.1109/vlsi-tsa/vlsi-dat57221.2023.10134413openalex-snapshot
A 411nA Quiescent Current Hysteretic Buck Converter with Self-Control Biasing and Dynamic Voltage Scaling (DVS) for IoT Applications
inferred← citeshttps://doi.org/10.15083/00078058openalex-snapshot
Power-Law Clock Frequency Control Scheme in CMOS On-Chip DC-DC Converters for Wide Current-Range Applications
inferred← citeshttps://doi.org/10.32604/iasc.2023.030768openalex-snapshot
IC Pattern Based Power Factor Maximization Model for Improved Power Stabilization
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.