On the public citation graph
New cache designs for thwarting software cache-based side channel attacks
0 signed · 183 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-48285-7_33openalex-snapshot
Linear Cryptanalysis Method for DES Cipher
inferredcites →https://doi.org/10.1007/bf00630563openalex-snapshot
Differential cryptanalysis of DES-like cryptosystems
inferredcites →https://doi.org/10.1016/s0377-0427(91)90073-sopenalex-snapshot
Department of Computer Science
inferredcites →https://doi.org/10.1145/996566.996771openalex-snapshot
Security as a new dimension in embedded system design
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4614-9278-8_3openalex-snapshot
Hardware-Enhanced Security for Cloud Computing
inferred← citeshttps://doi.org/10.1007/978-3-030-01689-0_9openalex-snapshot
Optimal Partitioning of LLC in CAT-enabled CPUs to Prevent Side-Channel Attacks
inferred← citeshttps://doi.org/10.1007/978-3-030-58201-2_1openalex-snapshot
Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-core Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-60425-7_6openalex-snapshot
Cloud Computing Security: Hardware-Based Attacks and Countermeasures
inferred← citeshttps://doi.org/10.1007/978-3-030-61638-0_20openalex-snapshot
A Study on Microarchitectural Covert Channel Vulnerabilities in Infrastructure-as-a-Service
inferred← citeshttps://doi.org/10.1007/978-3-030-64448-2_14openalex-snapshot
Security of Emerging Memory Chips
inferred← citeshttps://doi.org/10.1007/978-3-030-65299-9_16openalex-snapshot
On the Cost-Effectiveness of TrustZone Defense on ARM Platform
inferred← citeshttps://doi.org/10.1007/978-3-030-78841-4_16openalex-snapshot
Integrating Information Flow Tracking into High-Level Synthesis Design Flow
inferred← citeshttps://doi.org/10.1007/978-3-030-88040-8_11openalex-snapshot
An Investigation of Microarchitectural Cache-Based Side-Channel Attacks from a Digital Forensic Perspective: Methods of Exploits and Countermeasures
inferred← citeshttps://doi.org/10.1007/978-3-031-20974-1_9openalex-snapshot
HyperDetector: Detecting, Isolating, and Mitigating Timing Attacks in Virtualized Environments
inferred← citeshttps://doi.org/10.1007/978-3-031-70896-1_8openalex-snapshot
Formal Hardware/Software Models for Cache Locking Enabling Fast and Secure Code
inferred← citeshttps://doi.org/10.1007/978-3-032-00627-1_6openalex-snapshot
Fast and Efficient Secure L1 Caches for SMT
inferred← citeshttps://doi.org/10.1007/978-3-319-12370-7_10openalex-snapshot
Countermeasures for Timing Attacks
inferred← citeshttps://doi.org/10.1007/978-3-319-20550-2_3openalex-snapshot
C5: Cross-Cores Cache Covert Channel
inferred← citeshttps://doi.org/10.1007/978-3-319-40667-1_14openalex-snapshot
Flush+Flush: A Fast and Stealthy Cache Attack
inferred← citeshttps://doi.org/10.1007/978-3-319-97643-3_8openalex-snapshot
Cross-VM Attacks: Attack Taxonomy, Defense Mechanisms, and New Directions
inferred← citeshttps://doi.org/10.1007/978-3-642-01004-0_14openalex-snapshot
Putting Trojans on the Horns of a Dilemma: Redundancy for Information Theft Detection
inferred← citeshttps://doi.org/10.1007/978-3-642-30436-1_32openalex-snapshot
Incentive Compatible Moving Target Defense against VM-Colocation Attacks in Clouds
inferred← citeshttps://doi.org/10.1007/978-3-642-31424-7_40openalex-snapshot
Automatic Quantification of Cache Side-Channels
inferred← citeshttps://doi.org/10.1007/978-3-658-00333-3_30openalex-snapshot
Building Technologies that Help Cyber-Defense: Hardware-enabled Trust
inferred← citeshttps://doi.org/10.1007/978-981-15-1675-7_7openalex-snapshot
Cache Based Side-Channel Attacks
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_10-1openalex-snapshot
Secure Processor Architectures
inferred← citeshttps://doi.org/10.1007/s00145-021-09394-zopenalex-snapshot
A Formal Analysis of Prefetching in Profiled Cache-Timing Attacks on Block Ciphers
inferred← citeshttps://doi.org/10.1007/s10766-018-0608-4openalex-snapshot
Covert Timing Channels Exploiting Cache Coherence Hardware: Characterization and Defense
inferred← citeshttps://doi.org/10.1007/s10817-017-9441-5openalex-snapshot
System-Level Non-interference of Constant-Time Cryptography. Part I: Model
inferred← citeshttps://doi.org/10.1007/s10817-020-09548-xopenalex-snapshot
System-Level Non-interference of Constant-Time Cryptography. Part II: Verified Static Analysis and Stealth Memory
inferred← citeshttps://doi.org/10.1007/s12083-020-00996-1openalex-snapshot
An optimistic technique to detect Cache based Side Channel attacks in Cloud
inferred← citeshttps://doi.org/10.1007/s13389-020-00246-3openalex-snapshot
Adaptive caches as a defense mechanism against cache side-channel attacks
inferred← citeshttps://doi.org/10.1007/s41635-017-0025-yopenalex-snapshot
A Survey of Side-Channel Attacks on Caches and Countermeasures
inferred← citeshttps://doi.org/10.1007/s41635-018-0046-1openalex-snapshot
Survey of Microarchitectural Side and Covert Channels, Attacks, and Defenses
inferred← citeshttps://doi.org/10.1007/s41635-019-00075-9openalex-snapshot
Analysis of Secure Caches Using a Three-Step Model for Timing-Based Attacks
inferred← citeshttps://doi.org/10.1007/s41635-021-00115-3openalex-snapshot
A Survey on Cache Timing Channel Attacks for Multicore Processors
inferred← citeshttps://doi.org/10.1016/j.cose.2021.102454openalex-snapshot
Detector + : An approach for detecting, isolating, and preventing timing attacks
inferred← citeshttps://doi.org/10.1016/j.jnca.2016.05.010openalex-snapshot
A survey of security issues for cloud computing
inferred← citeshttps://doi.org/10.1016/j.micpro.2021.104420openalex-snapshot
Secure hybrid replacement policy: Mitigating conflict-based cache side channel attacks
inferred← citeshttps://doi.org/10.1016/j.microrel.2021.114085openalex-snapshot
Verifying cache architecture vulnerabilities using a formal security verification flow
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102805openalex-snapshot
TPPD: Targeted Pseudo Partitioning based Defence for cross-core covert channel attacks
inferred← citeshttps://doi.org/10.1049/iet-cdt.2014.0030openalex-snapshot
Improving security in cache memory by power efficient scrambling technique
inferred← citeshttps://doi.org/10.1109/access.2018.2886372openalex-snapshot
MemWander: Memory Dynamic Remapping via Hypervisor Against Cache-Based Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/access.2020.2980522openalex-snapshot
Meet the Sherlock Holmes’ of Side Channel Leakage: A Survey of Cache SCA Detection Techniques
inferred← citeshttps://doi.org/10.1109/access.2020.2988370openalex-snapshot
WHISPER: A Tool for Run-Time Detection of Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/access.2022.3206021openalex-snapshot
Defending Against Co-Residence Attack in Energy-Efficient Cloud: An Optimization Based Real-Time Secure VM Allocation Strategy
inferred← citeshttps://doi.org/10.1109/access.2025.3570777openalex-snapshot
Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
inferred← citeshttps://doi.org/10.1109/aicas51828.2021.9458488openalex-snapshot
Evaluation of Machine Learning-based Detection against Side-Channel Attacks on Autonomous Vehicle
inferred← citeshttps://doi.org/10.1109/aqtr.2014.6857847openalex-snapshot
Data scrambling in memories: A security measure
inferred← citeshttps://doi.org/10.1109/asp-dac47756.2020.9045664openalex-snapshot
Analyzing The Security of The Cache Side Channel Defences With Attack Graphs
inferred← citeshttps://doi.org/10.1109/ddecs50862.2020.9095707openalex-snapshot
A Security Verification Template to Assess Cache Architecture Vulnerabilities
inferred← citeshttps://doi.org/10.1109/dsd51259.2020.00043openalex-snapshot
SCAAT: Secure Cache Alternative Address Table for mitigating cache logical side-channel attacks
inferred← citeshttps://doi.org/10.1109/ets.2014.6847844openalex-snapshot
Interleaved scrambling technique: A novel low-power security layer for cache memories
inferred← citeshttps://doi.org/10.1109/eurosp57164.2023.00044openalex-snapshot
SoK: Analysis of Root Causes and Defense Strategies for Attacks on Microarchitectural Optimizations
inferred← citeshttps://doi.org/10.1109/host45689.2020.9300259openalex-snapshot
Hardware/Software Obfuscation against Timing Side-channel Attack on a GPU
inferred← citeshttps://doi.org/10.1109/host55118.2023.10133713openalex-snapshot
SCALE: Secure and Scalable Cache Partitioning
inferred← citeshttps://doi.org/10.1109/hpca.2009.4798277openalex-snapshot
Hardware-software integrated approaches to defend against software cache-based side channel attacks
inferred← citeshttps://doi.org/10.1109/hpca.2014.6835931openalex-snapshot
A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks
inferred← citeshttps://doi.org/10.1109/hpca.2018.00024openalex-snapshot
Are Coherence Protocol States Vulnerable to Information Leakage?
inferred← citeshttps://doi.org/10.1109/hpca47549.2020.00021openalex-snapshot
Leaking Information Through Cache LRU States
inferred← citeshttps://doi.org/10.1109/hpca53966.2022.00015openalex-snapshot
Abusing Cache Line Dirty States to Leak Information in Commercial Processors
inferred← citeshttps://doi.org/10.1109/hpca61900.2025.00079openalex-snapshot
DAPPER: A Performance-Attack-Resilient Tracker for RowHammer Defense
inferred← citeshttps://doi.org/10.1109/hst.2011.5954994openalex-snapshot
TrustGeM: Dynamic trusted environment generation for chip-multiprocessors
inferred← citeshttps://doi.org/10.1109/hst.2019.8740835openalex-snapshot
COTSknight: Practical Defense against Cache Timing Channel Attacks using Cache Monitoring and Partitioning Technologies
inferred← citeshttps://doi.org/10.1109/ic2e.2018.00025openalex-snapshot
Scheduling, Isolation, and Cache Allocation: A Side-Channel Defense
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203771openalex-snapshot
A novel cache bank timing attack
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203772openalex-snapshot
Clepsydra: Modeling timing flows in hardware designs
inferred← citeshttps://doi.org/10.1109/iccmc.2018.8487674openalex-snapshot
Retracted: Security in Cache Memory: Review
inferred← citeshttps://doi.org/10.1109/iccnc.2018.8390415openalex-snapshot
An optimized VM Allocation Strategy to Make a Secure and Energy-Efficient Cloud Against Co-residence Attack
inferred← citeshttps://doi.org/10.1109/iccp.2014.6937012openalex-snapshot
Protecting cache memories through data scrambling technique
inferred← citeshttps://doi.org/10.1109/icmla51294.2020.00101openalex-snapshot
HybriDG: Hybrid Dynamic Time Warping and Gaussian Distribution Model for Detecting Emerging Zero-Day Microarchitectural Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/iemcon.2019.8936144openalex-snapshot
Capacity of EM Side Channel Created by Instruction Executions in a Processor
inferred← citeshttps://doi.org/10.1109/iiswc66894.2025.00024openalex-snapshot
CASM: A Generalizable and Accessible Security Metric to Evaluate Security of Cache Architectures
inferred← citeshttps://doi.org/10.1109/iolts50870.2020.9159708openalex-snapshot
SCARF: Detecting Side-Channel Attacks at Real-time using Low-level Hardware Features
inferred← citeshttps://doi.org/10.1109/isca.2012.6237010openalex-snapshot
Side-channel vulnerability factor: A metric for measuring information leakage
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00037openalex-snapshot
TimeCache: Using Time to Eliminate Cache Side Channels when Sharing Software
inferred← citeshttps://doi.org/10.1109/isvlsi.2017.92openalex-snapshot
Exploiting Configurability as a Defense against Cache Side Channel Attacks
inferred← citeshttps://doi.org/10.1109/mdat.2024.3416250openalex-snapshot
CaSA: End-to-End Quantitative Security Analysis of Randomly Mapped Caches
inferred← citeshttps://doi.org/10.1109/micro.2018.00068openalex-snapshot
CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00092openalex-snapshot
CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches
inferred← citeshttps://doi.org/10.1109/nvmsa.2017.8064476openalex-snapshot
Mitigating shift-based covert-channel attacks in racetrack last level caches
inferred← citeshttps://doi.org/10.1109/raics61201.2024.10690018openalex-snapshot
Cache Based Side-Channel Attacks: A Survey
inferred← citeshttps://doi.org/10.1109/seed51797.2021.00012openalex-snapshot
Seeds of SEED: A Side-Channel Resilient Cache Skewed by a Linear Function over a Galois Field
inferred← citeshttps://doi.org/10.1109/seed55351.2022.00010openalex-snapshot
PREDATOR: A Cache Side-Channel Attack Detector Based on Precise Event Monitoring
inferred← citeshttps://doi.org/10.1109/seed55351.2022.00011openalex-snapshot
These Aren’t The Caches You’re Looking For: Stochastic Channels on Randomized Caches
inferred← citeshttps://doi.org/10.1109/seed55351.2022.00023openalex-snapshot
Eliminating Micro-Architectural Side-Channel Attacks using Near Memory Processing
inferred← citeshttps://doi.org/10.1109/sp.2009.19openalex-snapshot
Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00050openalex-snapshot
Randomized Last-Level Caches Are Still Vulnerable to Cache Side-Channel Attacks! But We Can Fix It
inferred← citeshttps://doi.org/10.1109/sp46215.2023.10179399openalex-snapshot
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
inferred← citeshttps://doi.org/10.1109/sp46215.2023.10179440openalex-snapshot
Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks
inferred← citeshttps://doi.org/10.1109/sp61157.2025.00008openalex-snapshot
Ceviche: Capability-Enhanced Secure Virtualization of Caches
inferred← citeshttps://doi.org/10.1109/tc.2021.3059531openalex-snapshot
Leaking Information Through Cache LRU States in Commercial Processors and Secure Caches
inferred← citeshttps://doi.org/10.1109/tc.2022.3209922openalex-snapshot
Preventing Coherence State Side Channel Leaks Using TimeCache
inferred← citeshttps://doi.org/10.1109/tc.2023.3254918openalex-snapshot
Information Leakage Attacks Exploiting Cache Replacement in Commercial Processors
inferred← citeshttps://doi.org/10.1109/tcad.2020.3047976openalex-snapshot
An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools
inferred← citeshttps://doi.org/10.1109/tcad.2022.3193325openalex-snapshot
Architecting the Autocuckoo Filter to Defend Against Cross-Core Cache Attacks
inferred← citeshttps://doi.org/10.1109/tdsc.2017.2712156openalex-snapshot
Reducing Timing Side-Channel Information Leakage Using 3D Integration
inferred← citeshttps://doi.org/10.1109/tdsc.2017.2729549openalex-snapshot
Adaptive Compiler Strategies for Mitigating Timing Side Channel Attacks
inferred← citeshttps://doi.org/10.1109/tetc.2018.2794070openalex-snapshot
TITAN: Uncovering the Paradigm Shift in Security Vulnerability at Near-Threshold Computing
inferred← citeshttps://doi.org/10.1109/tifs.2019.2929018openalex-snapshot
Electromagnetic Side Channel Information Leakage Created by Execution of Series of Instructions in a Computer Processor
inferred← citeshttps://doi.org/10.1109/tifs.2023.3340088openalex-snapshot
Deep Learning-Based Detection for Multiple Cache Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tii.2019.2904092openalex-snapshot
Security-Aware Task Mapping Reducing Thermal Side Channel Leakage in CMPs
inferred← citeshttps://doi.org/10.1109/tps-isa48467.2019.00027openalex-snapshot
Secure Queryable Dynamic Graphs using Blockchain
inferred← citeshttps://doi.org/10.1109/tps-isa67132.2025.00031openalex-snapshot
EDL: Efficient Data-Oblivious Loops
inferred← citeshttps://doi.org/10.1109/ubmk.2019.8907000openalex-snapshot
FairSDP: Fair and Secure Dynamic Cache Partitioning
inferred← citeshttps://doi.org/10.1117/12.2304382openalex-snapshot
Detailed tracking of program control flow using analog side-channel signals: a promise for IoT malware detection and a threat for many cryptographic implementations
inferred← citeshttps://doi.org/10.1145/2000064.2000087openalex-snapshot
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security
inferred← citeshttps://doi.org/10.1145/2024723.2000087openalex-snapshot
Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security
inferred← citeshttps://doi.org/10.1145/2086696.2086702openalex-snapshot
Compiler mitigations for time attacks on modern x86 processors
inferred← citeshttps://doi.org/10.1145/2155620.2155652openalex-snapshot
Architectural support for secure virtualization under a vulnerable hypervisor
inferred← citeshttps://doi.org/10.1145/2366231.2337172openalex-snapshot
Side-channel vulnerability factor
inferred← citeshttps://doi.org/10.1145/2875913.2875934openalex-snapshot
A Study on Power Side Channels on Mobile Devices
inferred← citeshttps://doi.org/10.1145/3060403.3060417openalex-snapshot
Covert Timing Channels Exploiting Non-Uniform Memory Access based Architectures
inferred← citeshttps://doi.org/10.1145/3123939.3124546openalex-snapshot
How secure is your cache against side-channel attacks?
inferred← citeshttps://doi.org/10.1145/3214292.3214294openalex-snapshot
Cache timing side-channel vulnerability checking with computation tree logic
inferred← citeshttps://doi.org/10.1145/3421473.3421475openalex-snapshot
Towards Provable Timing-Channel Prevention
inferred← citeshttps://doi.org/10.1145/3456299openalex-snapshot
Software-driven Security Attacks: From Vulnerability Sources to Durable Hardware Defenses
inferred← citeshttps://doi.org/10.1145/3460120.3484583openalex-snapshot
Constantine: Automatic Side-Channel Resistance Using Efficient Control and Data Flow Linearization
inferred← citeshttps://doi.org/10.1145/3485518openalex-snapshot
Interpretable noninterference measurement and its application to processor designs
inferred← citeshttps://doi.org/10.1145/3545948.3545987openalex-snapshot
Write Me and I’ll Tell You Secrets – Write-After-Write Effects On Intel CPUs
inferred← citeshttps://doi.org/10.1145/3579856.3595794openalex-snapshot
CacheFX: A Framework for Evaluating Cache Security
inferred← citeshttps://doi.org/10.1145/3637222openalex-snapshot
RSPP: Restricted Static Pseudo-Partitioning for Mitigation of Cross-Core Covert Channel Attacks
inferred← citeshttps://doi.org/10.1155/2021/5559552openalex-snapshot
Survey of CPU Cache-Based Side-Channel Attacks: Systematic Analysis, Security Models, and Countermeasures
inferred← citeshttps://doi.org/10.1201/9781003478713openalex-snapshot
Advancing Edge Artificial Intelligence
inferred← citeshttps://doi.org/10.1201/9781003478713-8openalex-snapshot
Efficient AI-based Attack Detection Methods for Sensitive Edge Devices and Systems
inferred← citeshttps://doi.org/10.12794/metadc2332527openalex-snapshot
A Study of Mitigation Methods for Speculative Cache Side Channel Attacks
inferred← citeshttps://doi.org/10.13052/rp-9788770041010openalex-snapshot
Advancing Edge Artificial Intelligence
inferred← citeshttps://doi.org/10.14722/ndss.2020.24086openalex-snapshot
PhantomCache: Obfuscating Cache Conflicts with Localized Randomization
inferred← citeshttps://doi.org/10.14722/ndss.2022.23110openalex-snapshot
Chunked-Cache: On-Demand and Scalable Cache Isolation for Security Architectures
inferred← citeshttps://doi.org/10.14722/ndss.2024.24105openalex-snapshot
BliMe: Verifiably Secure Outsourced Computation with Hardware-Enforced Taint Tracking
inferred← citeshttps://doi.org/10.14722/ndss.2024.24176openalex-snapshot
SENSE: Enhancing Microarchitectural Awareness for TEEs via Subscription-Based Notification
inferred← citeshttps://doi.org/10.14722/ndss.2024.24390openalex-snapshot
TEE-SHirT: Scalable Leakage-Free Cache Hierarchies for TEEs
inferred← citeshttps://doi.org/10.1504/ijesdf.2020.110675openalex-snapshot
Hardware-based cyber threats: attack vectors and defence techniques
inferred← citeshttps://doi.org/10.1515/popets-2015-0003openalex-snapshot
Know Thy Neighbor: Crypto Library Detection in Cloud
inferred← citeshttps://doi.org/10.1631/fitee.1800526openalex-snapshot
Driftor: mitigating cloud-based side-channel attacks by switching and migrating multi-executor virtual machines
inferred← citeshttps://doi.org/10.17341/gazimmfd.711396openalex-snapshot
Eş zamanlı çok işlem parçacıklı işlemcilerde adalet için güvenli önbellek paylaşımı
inferred← citeshttps://doi.org/10.17485/ijst/2015/v8i35/86798openalex-snapshot
Implementation of a Novel Data Scrambling based Security Measure in Memories for VLSI Circuits
inferred← citeshttps://doi.org/10.17760/d20251582openalex-snapshot
Statistics in side channel analysis
inferred← citeshttps://doi.org/10.17760/d20467217openalex-snapshot
Algorithms for network resource allocation under adversarial dynamics and assignment constraints
inferred← citeshttps://doi.org/10.18178/wcse.2017.06.140openalex-snapshot
An Anti-Side-Channel Virtual CPU Scheduling Algorithm Based on Leakage Evaluation for Virtual Machine Security
inferred← citeshttps://doi.org/10.19101/ijacr.pid10openalex-snapshot
A new secure proxy-based distributed virtual machines management in mobile cloud computing
inferred← citeshttps://doi.org/10.20868/upm.thesis.42965openalex-snapshot
Tools for the Evaluation and Choice of Countermeasures against Side-Channel Attacks
inferred← citeshttps://doi.org/10.20868/upm.thesis.57557openalex-snapshot
Analysis and design of microarchitectural side-channel attacks and countermeasures
inferred← citeshttps://doi.org/10.2200/s00512ed1v01y201305cac025openalex-snapshot
Security Basics for Computer Architects
inferred← citeshttps://doi.org/10.2200/s00864ed1v01y201807cac045openalex-snapshot
Principles of Secure Processor Architecture Design
inferred← citeshttps://doi.org/10.23919/date48585.2020.9116340openalex-snapshot
Mitigating Cache-Based Side-Channel Attacks through Randomization: A Comprehensive System and Architecture Level Analysis
inferred← citeshttps://doi.org/10.23919/date48585.2020.9116509openalex-snapshot
Capturing and Obscuring Ping-Pong Patterns to Mitigate Continuous Attacks
inferred← citeshttps://doi.org/10.23919/date51398.2021.9474214openalex-snapshot
Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core
inferred← citeshttps://doi.org/10.25148/etd.fidc007652openalex-snapshot
Cloud Workload Allocation Approaches for Quality of Service Guarantee and Cybersecurity Risk Management
inferred← citeshttps://doi.org/10.29007/vbqtopenalex-snapshot
Locality Based Cache Side-channel Attack Detection
inferred← citeshttps://doi.org/10.36227/techrxiv.23560314openalex-snapshot
Defensive Countermeasures Towards Addressing Cloud Security Attacks
inferred← citeshttps://doi.org/10.36227/techrxiv.23560314.v1openalex-snapshot
Defensive Countermeasures Towards Addressing Cloud Security Attacks
inferred← citeshttps://doi.org/10.3837/tiis.2018.12.026openalex-snapshot
CacheSCDefender: VMM-based Comprehensive Framework against Cache-based Side-channel Attacks
inferred← citeshttps://doi.org/10.4108/eai.25-1-2019.159346openalex-snapshot
Adaptive Noise Injection against Side-Channel Attacks on ARM Platform
inferred← citeshttps://doi.org/10.46586/tches.v2020.i1.321-347openalex-snapshot
Bluethunder: A 2-level Directional Predictor Based Side-Channel Attack against SGX
inferred← citeshttps://doi.org/10.46586/tches.v2022.i3.1-25openalex-snapshot
Security Model for Randomization-based Protected Caches
inferred← citeshttps://doi.org/10.46586/tches.v2023.i1.1-31openalex-snapshot
Risky Translations: Securing TLBs against Timing Side Channels
inferred← citeshttps://doi.org/10.5120/ijca2020919936openalex-snapshot
Ensuing Security in a Proposed Tertiary Institution Cloud Computing Environment: Introducing a NoHype Framework to the Private Cloud as a Way of Securing the IaaS Model
inferred← citeshttps://doi.org/10.5121/ijcis.2017.7102openalex-snapshot
Hardware Attack Mitigation Techniques Analysis
inferred← citeshttps://doi.org/10.5171/2013.655710openalex-snapshot
Cloud Computing: Security and Reliability Issues
inferred← citeshttps://doi.org/10.5821/dissertation-2117-113300openalex-snapshot
Self-healing and secure low-power memory systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-340979openalex-snapshot
Non-functional considerations of time-randomized processor architectures
inferred← citeshttps://doi.org/10.5958/2278-4853.2021.00976.9openalex-snapshot
Security aspects related cache memories in the system files
inferred← citeshttps://doi.org/10.70675/6143d11dz1eacz4074z8dbfz0f78ddec9bb2openalex-snapshot
Unified isolation architecture and mechanisms against side channel attacks for decentralized cloud infrastructures
inferred← citeshttps://doi.org/10.70675/ef10712czafd9z4eb1z9775z7f245f8b6bd5openalex-snapshot
Timing attacks : modelization and protections
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.