On the public citation graph
Making the java memory model safe
0 signed · 82 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/1096-9128(200005)12:6<445::aid-cpe484>3.0.co;2-aopenalex-snapshot
The Java memory model is fatally flawed
inferredcites →https://doi.org/10.1006/inco.1994.1093openalex-snapshot
A Syntactic Approach to Type Soundness
inferredcites →https://doi.org/10.1007/11678779_16openalex-snapshot
Verification of the Java Causality Requirements
inferredcites →https://doi.org/10.1007/3-540-45949-9openalex-snapshot
Isabelle/HOL: A Proof Assistant for Higher-Order Logic
inferredcites →https://doi.org/10.1007/3-540-48737-9openalex-snapshot
Formal Syntax and Semantics of Java
inferredcites →https://doi.org/10.1007/3-540-48737-9_2openalex-snapshot
Describing the Semantics of Java and Proving Type Soundness
inferredcites →https://doi.org/10.1007/978-3-540-27813-9_46openalex-snapshot
Formal Analysis of Java Programs in JavaFAN
inferredcites →https://doi.org/10.1007/978-3-540-27815-3_14openalex-snapshot
Formal JVM Code Analysis in JavaFAN
inferredcites →https://doi.org/10.1007/978-3-540-70592-5_3openalex-snapshot
On Validity of Program Transformations in the Java Memory Model
inferredcites →https://doi.org/10.1007/978-3-540-71316-6_23openalex-snapshot
The Java Memory Model: Operationally, Denotationally, Axiomatically
inferredcites →https://doi.org/10.1007/978-3-540-74591-4_4openalex-snapshot
Formalising Java’s Data Race Free Guarantee
inferredcites →https://doi.org/10.1007/978-3-642-11957-6_17openalex-snapshot
Generative Operational Semantics for Relaxed Memory Models
inferredcites →https://doi.org/10.1007/978-3-642-11957-6_23openalex-snapshot
Verifying a Compiler for Java Threads
inferredcites →https://doi.org/10.1007/978-3-642-22863-6_17openalex-snapshot
Animating the Formalised Semantics of a Java-Like Language
inferredcites →https://doi.org/10.1007/978-3-642-28756-5_16openalex-snapshot
Java Memory Model-Aware Model Checking
inferredcites →https://doi.org/10.1007/978-3-642-28869-2_25openalex-snapshot
Java and the Java Memory Model — A Unified, Machine-Checked Formalisation
inferredcites →https://doi.org/10.1007/978-3-642-59495-3openalex-snapshot
Java and the Java Virtual Machine
inferredcites →https://doi.org/10.1007/978-3-662-44185-5_100574openalex-snapshot
International Organization for Standardization
inferredcites →https://doi.org/10.1016/j.entcs.2005.08.003openalex-snapshot
Constructing Induction Rules for Deductive Synthesis Proofs
inferredcites →https://doi.org/10.1017/s0960129598002527openalex-snapshot
On the bisimulation proof method
inferredcites →https://doi.org/10.1108/k.2000.06729aae.004openalex-snapshot
Inside Java™ Platform Security: Architecture API Design and Implementation
inferredcites →https://doi.org/10.1109/2.546611openalex-snapshot
Shared memory consistency models: a tutorial
inferredcites →https://doi.org/10.1109/2.707614openalex-snapshot
Multiprocessors should support simple memory consistency models
inferredcites →https://doi.org/10.1109/tc.1979.1675439openalex-snapshot
How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs
inferredcites →https://doi.org/10.1145/1017460.1017464openalex-snapshot
A unified theory of shared memory consistency
inferredcites →https://doi.org/10.1145/1065944.1065947openalex-snapshot
Compiler techniques for high performance sequentially consistent java programs
inferredcites →https://doi.org/10.1145/1146809.1146811openalex-snapshot
A machine-checked model for a Java-like language, virtual machine, and compiler
inferredcites →https://doi.org/10.1145/1375581.1375591openalex-snapshot
Foundations of the C++ concurrency memory model
inferredcites →https://doi.org/10.1145/1512475.1512478openalex-snapshot
Java memory model aware software validation
inferredcites →https://doi.org/10.1145/1925844.1926393openalex-snapshot
Relaxed-memory concurrency and verified compilation
inferredcites →https://doi.org/10.1145/1925844.1926394openalex-snapshot
Mathematizing C++ concurrency
inferredcites →https://doi.org/10.1145/1926385.1926393openalex-snapshot
Relaxed-memory concurrency and verified compilation
inferredcites →https://doi.org/10.1145/1926385.1926394openalex-snapshot
Mathematizing C++ concurrency
inferredcites →https://doi.org/10.1145/1988915.1988917openalex-snapshot
There is nothing wrong with out-of-thin-air
inferredcites →https://doi.org/10.1145/2103621.2103717openalex-snapshot
Clarifying and compiling C/C++ concurrency
inferredcites →https://doi.org/10.1145/2103656.2103717openalex-snapshot
Clarifying and compiling C/C++ concurrency
inferredcites →https://doi.org/10.1145/2103786.2103791openalex-snapshot
Types for relaxed memory models
inferredcites →https://doi.org/10.1145/2247684.2247688openalex-snapshot
Can seqlocks get along with programming language memory models?
inferredcites →https://doi.org/10.1145/2429069.2429093openalex-snapshot
The power of parameterization in coinductive proof
inferredcites →https://doi.org/10.1145/268946.268960openalex-snapshot
Javalight is type-safe---definitely
inferredcites →https://doi.org/10.1145/325164.325100openalex-snapshot
Weak ordering---a new definition
inferredcites →https://doi.org/10.1145/349299.349327openalex-snapshot
Effective synchronization removal for Java
inferredcites →https://doi.org/10.1145/858570.858572openalex-snapshot
Executable JVM model for analytical reasoning
inferredcites →https://doi.org/10.2200/s00346ed1v01y201104cac016openalex-snapshot
A Primer on Memory Consistency and Cache Coherence
inferredcites →https://doi.org/10.5381/jot.2009.8.4.a2openalex-snapshot
An Operational Semantics including ‘Volatile’ for Safe Concurrency.
inferredcites →https://doi.org/10.5445/ir/1000008483openalex-snapshot
Type Safe Nondeterminism - A formal Semantics of Java Threads
inferredcites →https://doi.org/10.5445/ksp/1000028867openalex-snapshot
A Machine-Checked, Type-Safe Model of Java Concurrency : Language, Virtual Machine, Memory Model, and Verified Compiler
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.70484openalex-snapshot
Weak Memory Model Formalisms: Introduction and Survey
inferred← citeshttps://doi.org/10.1007/978-3-030-44914-8_22openalex-snapshot
Modular Relaxed Dependencies in Weak Memory Concurrency
inferred← citeshttps://doi.org/10.1007/978-3-319-08970-6_22openalex-snapshot
Recursive Functions on Lazy Lists via Domains and Topologies
inferred← citeshttps://doi.org/10.1007/978-3-319-08970-6_7openalex-snapshot
Truly Modular (Co)datatypes for Isabelle/HOL
inferred← citeshttps://doi.org/10.1007/978-3-319-21401-6_13openalex-snapshot
A Decision Procedure for (Co)datatypes in SMT Solvers
inferred← citeshttps://doi.org/10.1007/978-3-319-66167-4_1openalex-snapshot
Foundational (Co)datatypes and (Co)recursion for Higher-Order Logic
inferred← citeshttps://doi.org/10.1007/978-3-319-95582-7_15openalex-snapshot
Operational Semantics of a Weak Memory Model with Channel Synchronization
inferred← citeshttps://doi.org/10.1007/978-3-319-98047-8_17openalex-snapshot
Illi Isabellistes Se Custodes Egregios Praestabant
inferred← citeshttps://doi.org/10.1007/978-3-662-60421-2_2openalex-snapshot
Methodische und technische Grundlagen
inferred← citeshttps://doi.org/10.1007/s10817-016-9372-6openalex-snapshot
A Decision Procedure for (Co)datatypes in SMT Solvers
inferred← citeshttps://doi.org/10.1007/s10817-018-9452-xopenalex-snapshot
Mechanising a Type-Safe Model of Multithreaded Java with a Verified Compiler
inferred← citeshttps://doi.org/10.1016/j.jlamp.2018.10.004openalex-snapshot
Operational semantics of a weak memory model with channel synchronization
inferred← citeshttps://doi.org/10.1109/csf.2017.19openalex-snapshot
A Sound Flow-Sensitive Heap Abstraction for the Static Analysis of Android Applications
inferred← citeshttps://doi.org/10.1109/secdev45635.2020.00019openalex-snapshot
Fuzzing Binaries for Memory Safety Errors with QASan
inferred← citeshttps://doi.org/10.1109/sp.2019.00047openalex-snapshot
The Code That Never Ran: Modeling Attacks on Speculative Evaluation
inferred← citeshttps://doi.org/10.1145/2784731.2784732openalex-snapshot
Foundational extensible corecursion: a proof assistant perspective
inferred← citeshttps://doi.org/10.1145/2858949.2784732openalex-snapshot
Foundational extensible corecursion: a proof assistant perspective
inferred← citeshttps://doi.org/10.1145/2933575.2934536openalex-snapshot
On Thin Air Reads Towards an Event Structures Model of Relaxed Memory
inferred← citeshttps://doi.org/10.1145/3009837.3009850openalex-snapshot
A promising semantics for relaxed-memory concurrency
inferred← citeshttps://doi.org/10.1145/3093333.3009850openalex-snapshot
A promising semantics for relaxed-memory concurrency
inferred← citeshttps://doi.org/10.1145/3428262openalex-snapshot
Pomsets with preconditions: a simple model of relaxed memory
inferred← citeshttps://doi.org/10.23638/lmcs-15(1:33)2019openalex-snapshot
On Thin Air Reads: Towards an Event Structures Model of Relaxed Memory
inferred← citeshttps://doi.org/10.26226/morressier.604907f41a80aac83ca25d45openalex-snapshot
Modular Relaxed Dependencies in Weak Memory Concurrency
inferred← citeshttps://doi.org/10.29007/3ngxopenalex-snapshot
Towards Strong Higher-Order Automation for Fast Interactive Verification
inferred← citeshttps://doi.org/10.48550/arxiv.1501.05425openalex-snapshot
Foundational Extensible Corecursion
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.