On the public citation graph
Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing
0 signed · 53 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4614-3269-2openalex-snapshot
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (Sdc)
inferredcites →https://doi.org/10.1109/5.726791openalex-snapshot
Gradient-based learning applied to document recognition
inferredcites →https://doi.org/10.1109/cvpr.2015.7298594openalex-snapshot
Going deeper with convolutions
inferredcites →https://doi.org/10.1109/cvpr.2016.90openalex-snapshot
Deep Residual Learning for Image Recognition
inferredcites →https://doi.org/10.1109/isca.2016.30openalex-snapshot
EIE: Efficient Inference Engine on Compressed Deep Neural Network
inferredcites →https://doi.org/10.1109/isca.2016.40openalex-snapshot
Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/iscas.2010.5537908openalex-snapshot
Hardware accelerated convolutional neural networks for synthetic vision systems
inferredcites →https://doi.org/10.1109/lca.2017.2656880openalex-snapshot
Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks
inferredcites →https://doi.org/10.1109/msp.2012.2205597openalex-snapshot
Deep Neural Networks for Acoustic Modeling in Speech Recognition: The Shared Views of Four Research Groups
inferredcites →https://doi.org/10.1145/1250790.1250800openalex-snapshot
Faster integer multiplication
inferredcites →https://doi.org/10.1145/2684746.2689060openalex-snapshot
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
inferredcites →https://doi.org/10.1145/3020078.3021736openalex-snapshot
Optimizing Loop Operation and Dataflow in FPGA Acceleration of Deep Convolutional Neural Networks
inferredcites →https://doi.org/10.1162/neco.1989.1.4.541openalex-snapshot
Backpropagation Applied to Handwritten Zip Code Recognition
inferredcites →https://doi.org/10.21437/interspeech.2014-274openalex-snapshot
1-bit stochastic gradient descent and its application to data-parallel distributed training of speech DNNs
inferredcites →https://doi.org/10.48550/arxiv.1409.1556openalex-snapshot
Very Deep Convolutional Networks for Large-Scale Image Recognition
inferredcites →https://doi.org/10.48550/arxiv.1511.04561openalex-snapshot
8-Bit Approximations for Parallelism in Deep Learning
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cta.3128openalex-snapshot
Simplicial computation: A methodology to compute vector–vector multiplications with reduced complexity
inferred← citeshttps://doi.org/10.1002/cta.70568openalex-snapshot
Parallel Multi‐Operand Addition Using CPA‐Trees and Carry‐Select Adders
inferred← citeshttps://doi.org/10.1007/978-981-97-7880-5_42openalex-snapshot
Efficient Processing Element Architecture Using Hybrid Approximate Multipliers and Parallel Prefix Adders for CNN Accelerators
inferred← citeshttps://doi.org/10.1007/s00034-023-02387-2openalex-snapshot
Designing a Performance-Centric MAC Unit with Pipelined Architecture for DNN Accelerators
inferred← citeshttps://doi.org/10.1007/s11227-023-05377-yopenalex-snapshot
Real-time approximate and combined 2D convolvers for FPGA-based image processing
inferred← citeshttps://doi.org/10.1007/s42979-024-02851-zopenalex-snapshot
A Precision-Aware Neuron Engine for DNN Accelerators
inferred← citeshttps://doi.org/10.1016/j.aej.2021.04.099openalex-snapshot
Area and energy efficient shift and accumulator unit for object detection in IoT applications
inferred← citeshttps://doi.org/10.1016/j.ecoinf.2024.102588openalex-snapshot
Estimation of aquatic ecosystem health using deep neural network with nonlinear data mapping
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102604openalex-snapshot
CREW: Computation reuse and efficient weight storage for hardware-accelerated MLPs and RNNs
inferred← citeshttps://doi.org/10.1038/s44335-026-00071-7openalex-snapshot
ScRRAMBLe: block-sparse deep learning architecture for analog in-memory computing accelerators
inferred← citeshttps://doi.org/10.1088/2057-1976/ae2337openalex-snapshot
Towards interpretable and edge-intelligent masseter monitoring: a self-powered framework for on-device and continuous assessment
inferred← citeshttps://doi.org/10.1109/a-sscc48613.2020.9336148openalex-snapshot
CompAcc: Efficient Hardware Realization for Processing Compressed Neural Networks Using Accumulator Arrays
inferred← citeshttps://doi.org/10.1109/access.2024.3381493openalex-snapshot
Modern Trends in Improving the Technical Characteristics of Devices and Systems for Digital Image Processing
inferred← citeshttps://doi.org/10.1109/arith64983.2025.00023openalex-snapshot
A Generic Modulo- $(2^{n}\pm\delta)$ Addition Algorithm via Two-Valued Digit Encoding
inferred← citeshttps://doi.org/10.1109/cicta.2018.8706067openalex-snapshot
Optimization for Efficient Hardware Implementation of CNN on FPGA
inferred← citeshttps://doi.org/10.1109/iccad57390.2023.10323844openalex-snapshot
Constant Coefficient Multipliers Using Self-Similarity-Based Hybrid Binary-Unary Computing
inferred← citeshttps://doi.org/10.1109/iccd53106.2021.00024openalex-snapshot
The Accuracy and Efficiency of Posit Arithmetic
inferred← citeshttps://doi.org/10.1109/icicis56802.2023.10430242openalex-snapshot
FPGA-Based Efficient MLP Neural Network for Digit Recognition
inferred← citeshttps://doi.org/10.1109/iprecon55716.2022.10059525openalex-snapshot
FPGA Implementation of processing element unit in CNN accelerator using Modified Booth Multiplier and Wallace Tree Adder on UniWiG Architecture
inferred← citeshttps://doi.org/10.1109/iprecon55716.2022.10059532openalex-snapshot
Vedic Multiplier and Wallace Tree Adders Based Optimised Processing Element Unit for CNN on FPGA
inferred← citeshttps://doi.org/10.1109/mcsoc60832.2023.00018openalex-snapshot
Design of The Ultra-Low-Power Driven VMM Configurations for μW Scale IoT Devices
inferred← citeshttps://doi.org/10.1109/ojcas.2020.3007334openalex-snapshot
Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
inferred← citeshttps://doi.org/10.1109/tcad.2024.3357597openalex-snapshot
An ASIC Accelerator for QNN With Variable Precision and Tunable Energy Efficiency
inferred← citeshttps://doi.org/10.1109/tcasai.2025.3569511openalex-snapshot
A Configurable Floating-Point Fused Multiply-Add Design With Mixed Precision for AI Accelerators
inferred← citeshttps://doi.org/10.1109/tcsii.2024.3403830openalex-snapshot
HNMC: Hybrid Near-Memory Computing Circuit for Neural Network Acceleration
inferred← citeshttps://doi.org/10.1109/tencon.2019.8929364openalex-snapshot
Shift and Accumulate Convolution Processing Unit
inferred← citeshttps://doi.org/10.1109/tvlsi.2022.3170233openalex-snapshot
Hybrid Accumulator Factored Systolic Array for Machine Learning Acceleration
inferred← citeshttps://doi.org/10.1155/2021/6748261openalex-snapshot
Spectral Feature Extraction Using Partial and General Method
inferred← citeshttps://doi.org/10.2139/ssrn.4875960openalex-snapshot
Treasure What You Have: Exploiting Similarity in Deep Neural Networks for Efficient Video Processing
inferred← citeshttps://doi.org/10.26599/tst.2024.9010090openalex-snapshot
A Novel Parallel Processing Element Architecture for Accelerating ODE and AI
inferred← citeshttps://doi.org/10.30534/ijatcse/2020/202932020openalex-snapshot
Approximation Computing Techniques to Accelerate CNN Based Image Processing Applications – A Survey in Hardware/Software Perspective
inferred← citeshttps://doi.org/10.3389/frai.2026.1813130openalex-snapshot
An efficient multiplier-based FPGA CNN accelerator for Parkinson's disease detection using hand-drawn circle images
inferred← citeshttps://doi.org/10.3390/ani13182856openalex-snapshot
Identification of Individual Hanwoo Cattle by Muzzle Pattern Images through Deep Learning
inferred← citeshttps://doi.org/10.3390/electronics11182925openalex-snapshot
Design and Implementation of Real-Time Image Acquisition Chip Based on Triple-Hybrid Encryption System
inferred← citeshttps://doi.org/10.3390/electronics13101923openalex-snapshot
Flexible Quantization for Efficient Convolutional Neural Networks
inferred← citeshttps://doi.org/10.5821/dissertation-2117-330738openalex-snapshot
Low-power accelerators for cognitive computing
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.