On the public citation graph
ISA semantics for ARMv8-a, RISC-v, and CHERI-MIPS
0 signed · 188 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-319-12466-7_1openalex-snapshot
Certified Complexity (CerCo)
inferredcites →https://doi.org/10.1007/978-3-319-22102-1_12openalex-snapshot
Improved Tool Support for Machine-Code Decompilation in HOL4
inferredcites →https://doi.org/10.1007/978-3-319-25942-0_7openalex-snapshot
Towards Verified Faithful Simulation
inferredcites →https://doi.org/10.1007/978-3-319-41540-6_3openalex-snapshot
End-to-End Verification of "Equation missing" Processors with ISA-Formal
inferredcites →https://doi.org/10.1007/978-3-319-48628-4_8openalex-snapshot
Engineering a Formal, Executable x86 ISA Simulator for Software Verification
inferredcites →https://doi.org/10.1007/978-3-319-94821-8_32openalex-snapshot
Program Verification in the Presence of Cached Address Translation
inferredcites →https://doi.org/10.1007/978-3-540-78800-3_24openalex-snapshot
Z3: An Efficient SMT Solver
inferredcites →https://doi.org/10.1007/978-3-642-05089-3_51openalex-snapshot
Verifying the Microsoft Hyper-V Hypervisor with VCC
inferredcites →https://doi.org/10.1007/978-3-642-14052-5_18openalex-snapshot
A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture
inferredcites →https://doi.org/10.1007/978-3-642-14295-6_25openalex-snapshot
Fences in Weak Memory Models
inferredcites →https://doi.org/10.1007/978-3-642-22110-1_37openalex-snapshot
BAP: A Binary Analysis Platform
inferredcites →https://doi.org/10.1007/978-3-642-32347-8_23openalex-snapshot
Directions in ISA Specification
inferredcites →https://doi.org/10.1007/s10817-009-9155-4openalex-snapshot
A Formally Verified Compiler Back-end
inferredcites →https://doi.org/10.1016/b978-0-12-374287-2.x5001-0openalex-snapshot
Processor Description Languages
inferredcites →https://doi.org/10.1017/s0956796806006216openalex-snapshot
Dependent ML An approach to practical programming with dependent types
inferredcites →https://doi.org/10.1109/eucnc.2016.7561034openalex-snapshot
A high assurance virtualization platform for ARMv8
inferredcites →https://doi.org/10.1109/sp.2015.9openalex-snapshot
CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization
inferredcites →https://doi.org/10.1109/sp.2016.17openalex-snapshot
SOK: (State of) The Art of War: Offensive Techniques in Binary Analysis
inferredcites →https://doi.org/10.1145/125826.125848openalex-snapshot
The Omega test: a fast and practical integer programming algorithm for dependence analysis
inferredcites →https://doi.org/10.1145/155090.155113openalex-snapshot
The essence of compiling with continuations
inferredcites →https://doi.org/10.1145/1706299.1706346openalex-snapshot
Automatically generating instruction selectors using declarative machine descriptions
inferredcites →https://doi.org/10.1145/1993316.1993520openalex-snapshot
Understanding POWER multiprocessors
inferredcites →https://doi.org/10.1145/1993498.1993520openalex-snapshot
Understanding POWER multiprocessors
inferredcites →https://doi.org/10.1145/2429069.2429105openalex-snapshot
High-level separation logic for low-level code
inferredcites →https://doi.org/10.1145/2500365.2500582openalex-snapshot
Complete and easy bidirectional typechecking for higher-rank polymorphism
inferredcites →https://doi.org/10.1145/2500365.2500592openalex-snapshot
The bedrock structured programming system
inferredcites →https://doi.org/10.1145/2560537openalex-snapshot
Comprehensive formal verification of an OS microkernel
inferredcites →https://doi.org/10.1145/2676726.2676966openalex-snapshot
A Formally-Verified C Static Analyzer
inferredcites →https://doi.org/10.1145/2676726.2676975openalex-snapshot
Deep Specifications and Certified Abstraction Layers
inferredcites →https://doi.org/10.1145/2830772.2830775openalex-snapshot
An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors
inferredcites →https://doi.org/10.1145/2837614.2837615openalex-snapshot
Modelling the ARMv8 architecture, operationally: concurrency and ISA
inferredcites →https://doi.org/10.1145/2908080.2908101openalex-snapshot
Toward compositional verification of interruptible OS kernels and device drivers
inferredcites →https://doi.org/10.1145/2951913.2951924openalex-snapshot
A new verified compiler backend for CakeML
inferredcites →https://doi.org/10.1145/3009837.3009839openalex-snapshot
Mixed-size concurrency: ARM, POWER, C/C++11, and SC
inferredcites →https://doi.org/10.1145/3018610.3018621openalex-snapshot
Verified compilation of CakeML to multiple machine-code targets
inferredcites →https://doi.org/10.1145/3110268openalex-snapshot
Kami: a platform for high-level parametric hardware specification and its modular verification
inferredcites →https://doi.org/10.1145/3158107openalex-snapshot
Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8
inferredcites →https://doi.org/10.17863/cam.21258openalex-snapshot
Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8
inferredcites →https://doi.org/10.22028/d291-26338openalex-snapshot
Formal specification of the x86 instruction set architecture
inferredcites →https://doi.org/10.3233/jcs-160558openalex-snapshot
Provably secure memory isolation for Linux on ARM
inferredcites →https://doi.org/10.48456/tr-765openalex-snapshot
Formal verification of machine-code programs
inferredcites →https://doi.org/10.5555/3026877.3026928openalex-snapshot
CertiKOS: an extensible architecture for building certified concurrent OS kernels
inferredcites →https://doi.org/10.5555/3077629.3077658openalex-snapshot
Trustworthy specifications of ARM® v8-A and v8-M system level architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.70484openalex-snapshot
Weak Memory Model Formalisms: Introduction and Survey
inferred← citeshttps://doi.org/10.1007/978-3-030-41131-2_10openalex-snapshot
Towards Formal Co-validation of Hardware and Software Timing Models of CPSs
inferred← citeshttps://doi.org/10.1007/978-3-030-44914-8_23openalex-snapshot
ARMv8-A System Semantics: Instruction Fetch in Relaxed Architectures
inferred← citeshttps://doi.org/10.1007/978-3-030-53518-6_5openalex-snapshot
Metamath Zero: Designing a Theorem Prover Prover
inferred← citeshttps://doi.org/10.1007/978-3-030-81685-8_14openalex-snapshot
Isla: Integrating Full-Scale ISA Semantics and Axiomatic Concurrency Models
inferred← citeshttps://doi.org/10.1007/978-3-030-81688-9_34openalex-snapshot
Automatic Generation and Validation of Instruction Encoders and Decoders
inferred← citeshttps://doi.org/10.1007/978-3-030-89051-3_16openalex-snapshot
Proving LTL Properties of Bitvector Programs and Decompiled Binaries
inferred← citeshttps://doi.org/10.1007/978-3-030-92124-8_12openalex-snapshot
Parallelized Sequential Composition and Hardware Weak Memory Models
inferred← citeshttps://doi.org/10.1007/978-3-030-99336-8_6openalex-snapshot
Relaxed virtual memory in Armv8-A
inferred← citeshttps://doi.org/10.1007/978-3-030-99336-8_7openalex-snapshot
Verified Security for the Morello Capability-enhanced Prototype Arm Architecture
inferred← citeshttps://doi.org/10.1007/978-3-030-99336-8_8openalex-snapshot
The Trusted Computing Base of the CompCert Verified Compiler
inferred← citeshttps://doi.org/10.1007/978-3-031-14835-4_14openalex-snapshot
SailFAIL: Model-Derived Simulation-Assisted ISA-Level Fault-Injection Platforms
inferred← citeshttps://doi.org/10.1007/978-3-031-29082-4_3openalex-snapshot
Curiously Empty Intersection of Proof Engineering and Computational Sciences
inferred← citeshttps://doi.org/10.1007/978-3-031-30823-9_28openalex-snapshot
A Formal CHERI-C Semantics for Verification
inferred← citeshttps://doi.org/10.1007/978-3-031-38938-2_2openalex-snapshot
Versatile and Flexible Modelling of the RISC-V Instruction Set Architecture
inferred← citeshttps://doi.org/10.1007/978-3-031-74776-2_4openalex-snapshot
Lift-Offline: Instruction Lifter Generators
inferred← citeshttps://doi.org/10.1007/978-3-031-93706-4_21openalex-snapshot
An SMT Formalization of Mixed-Precision Matrix Multiplication
inferred← citeshttps://doi.org/10.1007/978-3-031-98668-0_18openalex-snapshot
Structural Operational Semantics for Functional and Security Verification of Pipelined Processors
inferred← citeshttps://doi.org/10.1007/978-3-032-30839-9_6openalex-snapshot
Discrete Semantics for Reversible Transistor Network Verification
inferred← citeshttps://doi.org/10.1007/978-3-032-32526-6_8openalex-snapshot
Automating Bitvector and Finite Field Equivalence Proofs in Lean
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_33-1openalex-snapshot
Verification and Its Role in Design of Modern Computers
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_38-1openalex-snapshot
Microprocessor Assurance and the Role of Theorem Proving
inferred← citeshttps://doi.org/10.1007/978-981-95-8617-2_4openalex-snapshot
Foundations of Hardware-Software Leakage Contracts
inferred← citeshttps://doi.org/10.1007/978-981-96-0602-3_11openalex-snapshot
Formalizing x86-64 ISA in Isabelle/HOL: A Binary Semantics for eBPF JIT Correctness
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_33openalex-snapshot
Verification and Its Role in Design of Modern Computers
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_38openalex-snapshot
Microprocessor Assurance and the Role of Theorem Proving
inferred← citeshttps://doi.org/10.1007/978-981-99-8311-7_10openalex-snapshot
Towards a Framework for Developing Verified Assemblers for the ELF Format
inferred← citeshttps://doi.org/10.1007/s10703-023-00409-yopenalex-snapshot
Isla: integrating full-scale ISA semantics and axiomatic concurrency models (extended version)
inferred← citeshttps://doi.org/10.1007/s10766-026-00829-3openalex-snapshot
A Review of Compiler Optimization Techniques and Comparative Analysis for RISC-V Software Development
inferred← citeshttps://doi.org/10.1016/j.cola.2024.101275openalex-snapshot
Towards a Dynabook for verified VM construction
inferred← citeshttps://doi.org/10.1016/j.future.2025.108100openalex-snapshot
Designing a QEMU plugin to profile multicore long vector RISC-V architectures: RAVE
inferred← citeshttps://doi.org/10.1016/j.micpro.2026.105284openalex-snapshot
Facilitating Sail compiler to generate cycle-accurate simulator for 5-stage pipelined RISC-V processor
inferred← citeshttps://doi.org/10.1016/j.sysarc.2026.103825openalex-snapshot
Validating compositional-based models of core memory hierarchies through MPSoC events
inferred← citeshttps://doi.org/10.1016/j.sysarc.2026.103870openalex-snapshot
Execution-grounded synthesis and repair of translation rules for embedded ISAs
inferred← citeshttps://doi.org/10.1109/apsec51365.2020.00023openalex-snapshot
Formal Verification of Memory Isolation for the TrustZone-based TEE
inferred← citeshttps://doi.org/10.1109/cgo68049.2026.11395203openalex-snapshot
Synthesizing Instruction Selection Back-Ends from ISA Specifications Made Practical
inferred← citeshttps://doi.org/10.1109/csf57540.2023.00029openalex-snapshot
A Generic Framework to Develop and Verify Security Mechanisms at the Microarchitectural Level: Application to Control-Flow Integrity
inferred← citeshttps://doi.org/10.1109/ddecs69233.2026.11520983openalex-snapshot
Security-Aware Benchmarks for Performance Exploration of CHERI-Enabled Architectures
inferred← citeshttps://doi.org/10.1109/eurosp57164.2023.00045openalex-snapshot
MicroProfiler: Principled Side-Channel Mitigation through Microarchitectural Profiling
inferred← citeshttps://doi.org/10.1109/eurosp68448.2026.00062openalex-snapshot
VerIFI: Formal Verification of Microarchitectural Information-Flow Integrity
inferred← citeshttps://doi.org/10.1109/fdl59689.2023.10272224openalex-snapshot
Minimally Invasive Generation of RISC-V Instruction Set Simulators from Formal ISA Models
inferred← citeshttps://doi.org/10.1109/host64725.2025.11050045openalex-snapshot
Cryptographic Least Privilege Enforcement for Scalable Memory Isolation
inferred← citeshttps://doi.org/10.1109/iccad51958.2021.9643584openalex-snapshot
Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables
inferred← citeshttps://doi.org/10.1109/isca66397.2026.00112openalex-snapshot
æSIP: μArch-Aware ASIP-ISA Co-Design via Program Synthesis, Equality Saturation, and External Don't Cares
inferred← citeshttps://doi.org/10.1109/iseda62518.2024.10618053openalex-snapshot
ChatChisel: Enabling Agile Hardware Design with Large Language Models
inferred← citeshttps://doi.org/10.1109/isorc65339.2025.00027openalex-snapshot
Towards a validated core memory model through (MP)SoC events
inferred← citeshttps://doi.org/10.1109/ispass48437.2020.00020openalex-snapshot
Horus: A Modular GPU Emulator Framework
inferred← citeshttps://doi.org/10.1109/mcsoc67473.2025.00045openalex-snapshot
Unifying IP Specification Through Formal Hardware Function Sets: An Industrial Case Study
inferred← citeshttps://doi.org/10.1109/mdat.2023.3262741openalex-snapshot
Randomized Testing of RISC-V CPUs Using Direct Instruction Injection
inferred← citeshttps://doi.org/10.1109/norcas58970.2023.10305465openalex-snapshot
Effective Processor Model Generation from Instruction Set Simulator to Hardware Design
inferred← citeshttps://doi.org/10.1109/ross56639.2022.00008openalex-snapshot
Porting the Kitten Lightweight Kernel Operating System to RISC-V
inferred← citeshttps://doi.org/10.1109/sp40000.2020.00011openalex-snapshot
Spectector: Principled Detection of Speculative Information Flows
inferred← citeshttps://doi.org/10.1109/sp40000.2020.00055openalex-snapshot
Rigorous engineering for hardware security: Formal modelling and proof in the CHERI design and implementation process
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00008openalex-snapshot
SoK: Computer-Aided Cryptography
inferred← citeshttps://doi.org/10.1109/sp40001.2021.00036openalex-snapshot
Hardware-Software Contracts for Secure Speculation
inferred← citeshttps://doi.org/10.1109/tcad.2025.3617851openalex-snapshot
AGON: Automated Design Framework for Customizing Processors From ISA Documents
inferred← citeshttps://doi.org/10.1109/tse.2023.3326056openalex-snapshot
Simulating Operational Memory Models Using Off-the-Shelf Program Analysis Tools
inferred← citeshttps://doi.org/10.1109/tse.2024.3406900openalex-snapshot
Examiner-Pro: Testing Arm Emulators Across Different Privileges
inferred← citeshttps://doi.org/10.1145/3314221.3314601openalex-snapshot
A complete formal semantics of x86-64 user-level instruction set architecture
inferred← citeshttps://doi.org/10.1145/3314221.3314624openalex-snapshot
Promising-ARM/RISC-V: a simpler and faster operational concurrency model
inferred← citeshttps://doi.org/10.1145/3325284openalex-snapshot
Through computer architecture, darkly
inferred← citeshttps://doi.org/10.1145/3331545.3342593openalex-snapshot
Formal verification of spacecraft control programs (experience report)
inferred← citeshttps://doi.org/10.1145/3341301.3359641openalex-snapshot
Scaling symbolic evaluation for automated verification of systems code with Serval
inferred← citeshttps://doi.org/10.1145/3342195.3387516openalex-snapshot
Design of a symbolically executable embedded hypervisor
inferred← citeshttps://doi.org/10.1145/3358180openalex-snapshot
Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories
inferred← citeshttps://doi.org/10.1145/3391900openalex-snapshot
Formal Verification of Spacecraft Control Programs
inferred← citeshttps://doi.org/10.1145/3421473.3421475openalex-snapshot
Towards Provable Timing-Channel Prevention
inferred← citeshttps://doi.org/10.1145/3434323openalex-snapshot
Distributed causal memory: modular specification and verification in higher-order distributed separation logic
inferred← citeshttps://doi.org/10.1145/3453483.3454027openalex-snapshot
Revamping hardware persistency models: view-based and axiomatic persistency models for Intel-x86 and Armv8
inferred← citeshttps://doi.org/10.1145/3461648.3463851openalex-snapshot
Data-flow-sensitive fault-space pruning for the injection of transient hardware faults
inferred← citeshttps://doi.org/10.1145/3487212.3487347openalex-snapshot
Verified functional programming of an IoT operating system's bootloader
inferred← citeshttps://doi.org/10.1145/3497775.3503951openalex-snapshot
Coq’s vibrant ecosystem for verification engineering (invited talk)
inferred← citeshttps://doi.org/10.1145/3503222.3507729openalex-snapshot
Revizor: testing black-box CPUs against speculation contracts
inferred← citeshttps://doi.org/10.1145/3519939.3523434openalex-snapshot
Islaris: verification of machine code against authoritative ISA semantics
inferred← citeshttps://doi.org/10.1145/3533767.3543289openalex-snapshot
ESBMC-CHERI: towards verification of C programs for CHERI platforms with ESBMC
inferred← citeshttps://doi.org/10.1145/3545258.3545281openalex-snapshot
Is your access allowed or not? A Verified Tag-based Access Control Framework for the Multi-domain TEE
inferred← citeshttps://doi.org/10.1145/3547628openalex-snapshot
Verified symbolic execution with Kripke specification monads (and no meta-programming)
inferred← citeshttps://doi.org/10.1145/3558819.3558823openalex-snapshot
Software Solution of Secure Debug Based on RISC-V CPU
inferred← citeshttps://doi.org/10.1145/3563943openalex-snapshot
Towards Porting Operating Systems with Program Synthesis
inferred← citeshttps://doi.org/10.1145/3576915.3616602openalex-snapshot
Formalizing, Verifying and Applying ISA Security Guarantees as Universal Contracts
inferred← citeshttps://doi.org/10.1145/3576915.3616603openalex-snapshot
Galápagos: Developing Verified Low Level Cryptography on Heterogeneous Hardwares
inferred← citeshttps://doi.org/10.1145/3576915.3623192openalex-snapshot
Specification and Verification of Side-channel Security for Open-source Processors via Leakage Contracts
inferred← citeshttps://doi.org/10.1145/3607833openalex-snapshot
Flexible Instruction-Set Semantics via Abstract Monads (Experience Report)
inferred← citeshttps://doi.org/10.1145/3613424.3614266openalex-snapshot
CHERIoT: Complete Memory Safety for Embedded Devices
inferred← citeshttps://doi.org/10.1145/3617232.3624859openalex-snapshot
Formal Mechanised Semantics of CHERI C: Capabilities, Undefined Behaviour, and Provenance
inferred← citeshttps://doi.org/10.1145/3617232.3624862openalex-snapshot
Lightweight, Modular Verification for WebAssembly-to-Native Instruction Selection
inferred← citeshttps://doi.org/10.1145/3620665.3640385openalex-snapshot
Hydride: A Retargetable and Extensible Synthesis-based Compiler for Modern Hardware Architectures
inferred← citeshttps://doi.org/10.1145/3620665.3640418openalex-snapshot
Lifting Micro-Update Models from RTL for Formal Security Analysis
inferred← citeshttps://doi.org/10.1145/3623510openalex-snapshot
Cerise: Program Verification on a Capability Machine in the Presence of Untrusted Code
inferred← citeshttps://doi.org/10.1145/3660829.3660838openalex-snapshot
Tinyrossa: A Compiler Framework for Vertical, Verified Construction of Smalltalk VMs
inferred← citeshttps://doi.org/10.1145/3676536.3676841openalex-snapshot
VeriCHERI: Exhaustive Formal Security Verification of CHERI at the RTL
inferred← citeshttps://doi.org/10.1145/3689031.3717470openalex-snapshot
Empowering WebAssembly with Thin Kernel Interfaces
inferred← citeshttps://doi.org/10.1145/3689723openalex-snapshot
libLISA: Instruction Discovery and Analysis on x86-64
inferred← citeshttps://doi.org/10.1145/3695053.3731062openalex-snapshot
Adaptive CHERI Compartmentalization for Heterogeneous Accelerators
inferred← citeshttps://doi.org/10.1145/3695053.3731102openalex-snapshot
Precise exceptions in relaxed architectures
inferred← citeshttps://doi.org/10.1145/3698576.3698764openalex-snapshot
Kicking the Firmware Out of the TCB with the Miralis Virtual Firmware Monitor
inferred← citeshttps://doi.org/10.1145/3703595.3705890openalex-snapshot
Monadic Interpreters for Concurrent Memory Models
inferred← citeshttps://doi.org/10.1145/3713082.3730373openalex-snapshot
Lightweight Hypervisor Verification: Putting the Hardware Burger on a Diet
inferred← citeshttps://doi.org/10.1145/3720414openalex-snapshot
A Complete Formal Semantics of eBPF Instruction Set Architecture for Solana
inferred← citeshttps://doi.org/10.1145/3721848.3721852openalex-snapshot
Execute Your Darlings: Dynamic Execution of High-Level Formal Specifications for Validation and Early Prototyping
inferred← citeshttps://doi.org/10.1145/3725843.3756075openalex-snapshot
TAIDL: Tensor Accelerator ISA Definition Language with Auto-generation of Scalable Test Oracles
inferred← citeshttps://doi.org/10.1145/3731599.3767527openalex-snapshot
Dyninst on the RISC-V: Binary Instrumentation in Support of Performance, Debugging, and Other Tools
inferred← citeshttps://doi.org/10.1145/3763167openalex-snapshot
Interactive Bitvector Reasoning using Verified Bit-Blasting
inferred← citeshttps://doi.org/10.1145/3764383openalex-snapshot
Scaling Instruction-Selection Verification against Authoritative ISA Semantics
inferred← citeshttps://doi.org/10.1145/3776650openalex-snapshot
ArchSem: Reusable Rigorous Semantics of Relaxed Architectures
inferred← citeshttps://doi.org/10.1145/3779212.3790152openalex-snapshot
Detecting Inconsistencies in Arm CCA's Formally Verified Specification
inferred← citeshttps://doi.org/10.1145/3814943.3816171openalex-snapshot
Hikami: A Lightweight Hypervisor for Emulating RISC-V Extension Semantics with Sail-Driven Auto-generation
inferred← citeshttps://doi.org/10.1145/3828756openalex-snapshot
Compiling by Proving in \({\mathbb{K}}\) : From All-Path Reachability Proofs to Single-Step Semantic Rules
inferred← citeshttps://doi.org/10.1145/3830418.3843883openalex-snapshot
Sockeye: Bug-finding and proofs for platform configurations and hardware based on reference manuals
inferred← citeshttps://doi.org/10.1145/3831586.3838143openalex-snapshot
Towards Tractable Hardware Model Validation Against Real Hardware
inferred← citeshttps://doi.org/10.1145/3831586.3838148openalex-snapshot
All Your Assembly Belongs to Rust: Automated Lifting for Uniform Testing and Verification
inferred← citeshttps://doi.org/10.1145/3837779.3838165openalex-snapshot
Unifying eBPF across Platforms: Formal Semantics, Conformance Testing, and Specifications
inferred← citeshttps://doi.org/10.1145/3837779.3838167openalex-snapshot
Formal Specification of Linux eBPF Instruction Set Architecture in Sail
inferred← citeshttps://doi.org/10.1145/3839535openalex-snapshot
P4-SpecTec: Integrating a Language Mechanization Framework into the Real-World P4 Specification
inferred← citeshttps://doi.org/10.14722/fuzzing.2022.23009openalex-snapshot
Generating Test Suites for GPU Instruction Sets through Mutation and Equivalence Checking
inferred← citeshttps://doi.org/10.1561/2500000045openalex-snapshot
QED at Large: A Survey of Engineering of Formally Verified Software
inferred← citeshttps://doi.org/10.21833/ijaas.2024.02.025openalex-snapshot
The influence of job satisfaction on retention of primary healthcare professionals in Tamil Nadu
inferred← citeshttps://doi.org/10.23919/date54114.2022.9774527openalex-snapshot
Automatic Generation of Architecture-Level Models from RTL Designs for Processors and Accelerators
inferred← citeshttps://doi.org/10.23919/date64628.2025.10993257openalex-snapshot
Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics
inferred← citeshttps://doi.org/10.23919/fmcad.2019.8894252openalex-snapshot
Scalable Translation Validation of Unverified Legacy OS Code
inferred← citeshttps://doi.org/10.38088/jise.1712080openalex-snapshot
Speeding up the Discrete Cosine Transform Through Custom Operations and Fixed-Point Arithmetic
inferred← citeshttps://doi.org/10.4204/eptcs.393.0openalex-snapshot
Proceedings of the 18th International Workshop on the ACL2 Theorem Prover and Its Applications
inferred← citeshttps://doi.org/10.48550/arxiv.1910.10703openalex-snapshot
Metamath Zero: The Cartesian Theorem Prover
inferred← citeshttps://doi.org/10.48550/arxiv.2105.05159openalex-snapshot
Proving LTL Properties of Bitvector Programs and Decompiled Binaries (Extended)
inferred← citeshttps://doi.org/10.48550/arxiv.2107.04175openalex-snapshot
A Survey on RISC-V Security: Hardware and Architecture
inferred← citeshttps://doi.org/10.5070/m4121046641openalex-snapshot
Analysis on the Possibility of RISC-V Adoption
inferred← citeshttps://doi.org/10.5381/jot.2022.21.2.a3openalex-snapshot
Toward a Lingua Franca for Memory Safety.
inferred← citeshttps://doi.org/10.5753/sscad_estendido.2024.244745openalex-snapshot
ProcessorCI: Integração Contínua para processadores RISC-V em FPGAs
inferred← citeshttps://doi.org/10.70675/8640ad41zfb4fz40ecz8e27z200801a72369openalex-snapshot
Formal Specification and Verification of Security Mechanisms for RISC-V Processors
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.