On the public citation graph

FlexPointer: Fast Address Translation Based on Range TLB and Tagged Pointers

https://doi.org/10.1145/3579854
0 signed · 45 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/40.710872openalex-snapshot
Virtual memory in contemporary microprocessors
inferredcites →https://doi.org/10.1109/acsac.2000openalex-snapshot
Proceedings 16th Annual Computer Security Applications Conference (ACSAC'00)
inferredcites →https://doi.org/10.1109/hpca.2001.903252openalex-snapshot
Reevaluating online superpage promotion with hardware support
inferredcites →https://doi.org/10.1109/isca.2002.1003578openalex-snapshot
Going the distance for TLB prefetching: an application-driven study
inferredcites →https://doi.org/10.1109/isca52012.2021.00047openalex-snapshot
Rebooting Virtual Memory with Midgard
inferredcites →https://doi.org/10.1109/micro.2018.00025openalex-snapshot
Rethinking the Memory Hierarchy for Modern Languages
inferredcites →https://doi.org/10.1109/mm.2010.73openalex-snapshot
Server Engineering Insights for Large-Scale Online Services
inferredcites →https://doi.org/10.1109/pact.2009.26openalex-snapshot
Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors
inferredcites →https://doi.org/10.1145/1065010.1065034openalex-snapshot
Pin
inferredcites →https://doi.org/10.1145/1815961.1815970openalex-snapshot
Translation caching
inferredcites →https://doi.org/10.1145/195473.195531openalex-snapshot
Surpassing the TLB performance of superpages with less operating system support
inferredcites →https://doi.org/10.1145/195473.195579openalex-snapshot
Hardware support for fast capability-based addressing
inferredcites →https://doi.org/10.1145/234313.234403openalex-snapshot
Virtual memory
inferredcites →https://doi.org/10.1145/2485922.2485943openalex-snapshot
Efficient virtual memory for big memory servers
inferredcites →https://doi.org/10.1145/2508859.2516713openalex-snapshot
Low-fat pointers
inferredcites →https://doi.org/10.1145/2540708.2540741openalex-snapshot
Large-reach memory management unit caches
inferredcites →https://doi.org/10.1145/2749469.2749471openalex-snapshot
Redundant memory mappings for fast access to large memories
inferredcites →https://doi.org/10.1145/279358.279388openalex-snapshot
Increasing TLB reach using superpages backed by shadow memory
inferredcites →https://doi.org/10.1145/3079856.3080209openalex-snapshot
Do-It-Yourself Virtual Memory Translation
inferredcites →https://doi.org/10.1145/3079856.3080210openalex-snapshot
Rethinking TLB Designs in Virtualized Environments
inferredcites →https://doi.org/10.1145/3079856.3080217openalex-snapshot
Hybrid TLB Coalescing
inferredcites →https://doi.org/10.1145/3196494.3196540openalex-snapshot
CUP
inferredcites →https://doi.org/10.1145/3307650.3322223openalex-snapshot
Translation ranger
inferredcites →https://doi.org/10.1145/3410463.3414630openalex-snapshot
PRISM
inferredcites →https://doi.org/10.1145/3445814.3446761openalex-snapshot
In-fat pointer: hardware-assisted tagged-pointer spatial memory safety defense with subobject granularity protection
inferredcites →https://doi.org/10.1145/3466752.3480062openalex-snapshot
Trident: Harnessing Architectural Resources for All Page Sizes in x86 Processors
inferredcites →https://doi.org/10.1145/3466752.3480076openalex-snapshot
Cryptographic Capability Computing
inferredcites →https://doi.org/10.1145/3495152openalex-snapshot
HeapCheck: Low-cost Hardware Support for Memory Safety
inferredcites →https://doi.org/10.1145/3505250openalex-snapshot
MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations
inferredcites →https://doi.org/10.1145/356571.356573openalex-snapshot
Virtual Memory
inferredcites →https://doi.org/10.1145/781027.781076openalex-snapshot
Using SimPoint for accurate and efficient simulation
inferredcites →https://doi.org/10.14257/ijhit.2015.8.8.05openalex-snapshot
Virtual Memory Systems Should Use Larger Pages rather than the Traditional 4KB Pages
inferredcites →https://doi.org/10.5555/3026877.3026931openalex-snapshot
Coordinated and efficient huge page management with ingens

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1016/j.sysarc.2026.103800openalex-snapshot
Performance optimization techniques for virtual machines and containers in weak-isolation environments
inferred← citeshttps://doi.org/10.1109/hpca61900.2025.00124openalex-snapshot
OASIS: Object-Aware Page Management for Multi-GPU Systems
inferred← citeshttps://doi.org/10.1109/ipdps64566.2025.00098openalex-snapshot
RXT: RefleXive Address Translation for Pointer-Chasing Workloads
inferred← citeshttps://doi.org/10.1109/iscas66217.2026.11563037openalex-snapshot
CoMe3D: Co-Optimizing Cache-Memory Coupling and Traffic Scheduling for Monolithic 3D Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00012openalex-snapshot
Elastic Translations: Fast Virtual Memory with Multiple Translation Sizes
inferred← citeshttps://doi.org/10.1109/scw63240.2024.00141openalex-snapshot
UpDown: Combining Scalable Address Translation with Locality Control
inferred← citeshttps://doi.org/10.1109/tcad.2025.3533300openalex-snapshot
Zram Instance Pool Framework for Adaptive Memory Compression in Resource-Sensitive Embedded Operating Systems
inferred← citeshttps://doi.org/10.1145/3613424.3614276openalex-snapshot
Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources
inferred← citeshttps://doi.org/10.1145/3613424.3623789openalex-snapshot
Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address Mappings
inferred← citeshttps://doi.org/10.1145/3676641.3716027openalex-snapshot
Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology
inferred← citeshttps://doi.org/10.1145/3695053.3731002openalex-snapshot
Topology-Aware Virtualization over Inter-Core Connected Neural Processing Units
inferred← citeshttps://doi.org/10.1145/3779212.3790171openalex-snapshot
Highly Automated Verification of Security Properties for Unmodified System Software
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.