On the public citation graph

SwitchSTM: Enabling Transaction Switching in Loop-Based Software Transactional Memory Applications via Coroutines

https://doi.org/10.2139/ssrn.6339233
0 signed · 32 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11561927_26openalex-snapshot
Adaptive Software Transactional Memory
inferredcites →https://doi.org/10.1007/11864219_14openalex-snapshot
Transactional Locking II
inferredcites →https://doi.org/10.1007/978-3-031-01728-5openalex-snapshot
Transactional Memory
inferredcites →https://doi.org/10.1007/978-3-540-92990-1_3openalex-snapshot
Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering
inferredcites →https://doi.org/10.1007/s004460050028openalex-snapshot
Software transactional memory
inferredcites →https://doi.org/10.1016/j.jpdc.2017.06.001openalex-snapshot
Machine learning-based thread-parallelism regulation in software transactional memory
inferredcites →https://doi.org/10.1016/j.peva.2011.05.002openalex-snapshot
On the analytical modeling of concurrency control algorithms for Software Transactional Memories: The case of Commit-Time-Locking
inferredcites →https://doi.org/10.1109/ccgrid.2014.118openalex-snapshot
Analytical/ML Mixed Approach for Concurrency Regulation in Software Transactional Memory
inferredcites →https://doi.org/10.1109/hpcsim.2013.6641443openalex-snapshot
Reducing wasteful recurrence of aborts and stalls in hardware transactional memory
inferredcites →https://doi.org/10.1109/mascots.2010.39openalex-snapshot
Modeling the Run-time Behavior of Transactional Memory
inferredcites →https://doi.org/10.1109/pdp.2014.24openalex-snapshot
Dynamic Feature Selection for Machine-Learning Based Concurrency Regulation in STM
inferredcites →https://doi.org/10.1109/prdc.2009.55openalex-snapshot
D2STM: Dependable Distributed Software Transactional Memory
inferredcites →https://doi.org/10.1109/tc.2019.2954139openalex-snapshot
Adaptive Model-Based Scheduling in Software Transactional Memory
inferredcites →https://doi.org/10.1109/tnet.2005.845533openalex-snapshot
Performance analysis of exponential backoff
inferredcites →https://doi.org/10.1145/1065944.1065952openalex-snapshot
Composable memory transactions
inferredcites →https://doi.org/10.1145/1073814.1073861openalex-snapshot
Advanced contention management for dynamic software transactional memory
inferredcites →https://doi.org/10.1145/1122971.1123001openalex-snapshot
McRT-STM
inferredcites →https://doi.org/10.1145/1145581.1145640openalex-snapshot
Combining software transactional memory with a domain modeling language to simplify web application development
inferredcites →https://doi.org/10.1145/1273440.1250674openalex-snapshot
Performance pathologies in hardware transactional memory
inferredcites →https://doi.org/10.1145/1378533.1378564openalex-snapshot
Adaptive transaction scheduling for transactional memory systems
inferredcites →https://doi.org/10.1145/1394608.1382134openalex-snapshot
Flexible Decoupled Transactional Memory Support
inferredcites →https://doi.org/10.1145/1400751.1400769openalex-snapshot
CAR-STM
inferredcites →https://doi.org/10.1145/1462166.1462167openalex-snapshot
Revisiting coroutines
inferredcites →https://doi.org/10.1145/1543135.1542494openalex-snapshot
Stretching transactional memory
inferredcites →https://doi.org/10.1145/1582716.1582725openalex-snapshot
Preventing versus curing
inferredcites →https://doi.org/10.1145/1835698.1835704openalex-snapshot
On maintaining multiple versions in STM
inferredcites →https://doi.org/10.1145/1837853.1693464openalex-snapshot
NOrec
inferredcites →https://doi.org/10.1145/1993498.1993544openalex-snapshot
Automated atomicity-violation fixing
inferredcites →https://doi.org/10.1145/2628071.2628080openalex-snapshot
Virtues and limitations of commodity hardware transactional memory
inferredcites →https://doi.org/10.1145/2786805.2786815openalex-snapshot
What change history tells us about thread synchronization
inferredcites →https://doi.org/10.1145/3211968openalex-snapshot
Separation logic
inferredcites →https://doi.org/10.1145/872035.872048openalex-snapshot
Software transactional memory for dynamic-sized data structures
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.