On the public citation graph

Intelligent Security Monitoring System Based on RISC-V SoC

https://doi.org/10.3390/electronics10111366
0 signed · 37 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/dac.3977openalex-snapshot
Comparative analysis and application of LBP face image recognition algorithms
inferredcites →https://doi.org/10.1007/978-3-540-30548-4_21openalex-snapshot
Boosting Local Binary Pattern (LBP)-Based Face Recognition
inferredcites →https://doi.org/10.1007/978-981-15-6584-7_10openalex-snapshot
ISS: Intelligent Security System Using Facial Recognition
inferredcites →https://doi.org/10.1016/j.infrared.2020.103504openalex-snapshot
Collaborative use of RGB and thermal imaging for remote breathing rate measurement under realistic conditions
inferredcites →https://doi.org/10.1109/apccas50809.2020.9301688openalex-snapshot
A RISC-V SoC for Mobile Payment Based on Visible Light Communication
inferredcites →https://doi.org/10.1109/asap.2018.8445101openalex-snapshot
GAP-8: A RISC-V SoC for AI at the Edge of the IoT
inferredcites →https://doi.org/10.1109/cicn.2017.8319366openalex-snapshot
A new IoT combined body detection of people by using computer vision for security application
inferredcites →https://doi.org/10.1109/cvpr.2016.91openalex-snapshot
You Only Look Once: Unified, Real-Time Object Detection
inferredcites →https://doi.org/10.1109/dcis51330.2020.9268645openalex-snapshot
Developing an AI IoT application with open software on a RISC-V SoC
inferredcites →https://doi.org/10.1109/emc249363.2019.00012openalex-snapshot
Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim
inferredcites →https://doi.org/10.1109/icemi.2017.8265710openalex-snapshot
Canny edge detection based on Open CV
inferredcites →https://doi.org/10.1109/icgciot.2015.7380661openalex-snapshot
Surveillance and monitoring system using Raspberry Pi and SimpleCV
inferredcites →https://doi.org/10.1109/icip.2002.1038171openalex-snapshot
An extended set of Haar-like features for rapid object detection
inferredcites →https://doi.org/10.1109/idap.2017.8090171openalex-snapshot
A new IoT combined face detection of people by using computer vision for security application
inferredcites →https://doi.org/10.1109/idap.2018.8620812openalex-snapshot
An Embedded Real-Time Object Detection and Measurement of its Size
inferredcites →https://doi.org/10.1109/jssc.2019.2924090openalex-snapshot
A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance
inferredcites →https://doi.org/10.1109/mcs.2006.1580152openalex-snapshot
PID control system analysis and design
inferredcites →https://doi.org/10.1109/meco.2019.8760205openalex-snapshot
Open-Source RISC-V Processor IP Cores for FPGAs — Overview and Evaluation
inferredcites →https://doi.org/10.1109/tifs.2020.3029913openalex-snapshot
Personal Privacy Protection via Irrelevant Faces Tracking and Pixelation in Video Live Streaming
inferredcites →https://doi.org/10.1109/upcon.2016.7894657openalex-snapshot
Intelligent security system for residential and industrial automation
inferredcites →https://doi.org/10.1145/2150976.2150987openalex-snapshot
Understanding modern device drivers
inferredcites →https://doi.org/10.1145/2184319.2184337openalex-snapshot
Real-time computer vision with OpenCV
inferredcites →https://doi.org/10.1145/2248487.2150987openalex-snapshot
Understanding modern device drivers
inferredcites →https://doi.org/10.1145/3092627.3092629openalex-snapshot
Shakti-T
inferredcites →https://doi.org/10.23919/fpl.2017.8056766openalex-snapshot
TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features
inferredcites →https://doi.org/10.23919/iconac.2017.8082084openalex-snapshot
An intelligent security system for autonomous cars based on infrared sensors

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/s40010-026-01157-4openalex-snapshot
Adaptive Hardware-Assisted Data-Flow Integrity for Secure RISC-V IoT Devices
inferred← citeshttps://doi.org/10.1109/access.2024.3395502openalex-snapshot
A Custom RISC-V Based SOC Chip for Commodity Barcode Identification
inferred← citeshttps://doi.org/10.1109/ahpcai57455.2022.10087608openalex-snapshot
Research on In-System Programming IP of RISC-V Processor
inferred← citeshttps://doi.org/10.1109/icaides67265.2025.11404051openalex-snapshot
Intelligent Management Parking Using YOLO: Optimizing Space at Universitas Syiah Kuala
inferred← citeshttps://doi.org/10.1109/icm52667.2021.9664926openalex-snapshot
Implementation and Functional Verification of RISC-V Core for Secure IoT Applications
inferred← citeshttps://doi.org/10.1109/ishc56805.2022.00045openalex-snapshot
Intelligent Safety Early Warning System for High-Risk Areas Based On BeiDou and STM32
inferred← citeshttps://doi.org/10.11591/ijres.v12.i2.pp165-173openalex-snapshot
A novel reduced instruction set computer-communication processor design using field programmable gate array
inferred← citeshttps://doi.org/10.1587/elex.21.20240603openalex-snapshot
Design and implementation of RISC-V system-on-chip for SPWM generation based on FPGA
inferred← citeshttps://doi.org/10.3390/electronics12020452openalex-snapshot
Design and Implementation of an Efficient Hardware Coprocessor IP Core for Multi-axis Servo Control Based on Universal SoC
inferred← citeshttps://doi.org/10.3390/fi15050186openalex-snapshot
Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
inferred← citeshttps://doi.org/10.61467/2007.1558.2024.v15i5.571openalex-snapshot
A Review of Design Methodologies and Evaluation Techniques for FPGA-Based Visual Object Tracking Systems
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.