On the public citation graph
Programming Protocol-Independent Packet Processors High-Level Programming (P4HLP): Towards Unified High-Level Programming for a Commodity Programmable Switch
0 signed · 33 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-540-30570-5_27openalex-snapshot
Efficient Computation of Frequent and Top-k Elements in Data Streams
inferredcites →https://doi.org/10.1109/icnp.2018.00047openalex-snapshot
Efficient Measurement on Programmable Switches Using Probabilistic Recirculation
inferredcites →https://doi.org/10.1109/infocom.2017.8057215openalex-snapshot
Randomized admission policy for efficient top-k and frequency estimation
inferredcites →https://doi.org/10.1145/2774993.2775000openalex-snapshot
The case for an intermediate representation for programmable data planes
inferredcites →https://doi.org/10.1145/2934872.2934899openalex-snapshot
Programmable Packet Scheduling at Line Rate
inferredcites →https://doi.org/10.5555/982792.982797openalex-snapshot
The Bloomier filter: an efficient data structure for static support lookup tables
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-031-92611-2_24openalex-snapshot
P4-NIDS: High-Performance Network Monitoring and Intrusion Detection in P4
inferred← citeshttps://doi.org/10.1007/s11235-026-01499-9openalex-snapshot
GRLI: A Magnetic Attention-Based DRL Approach to Optimize MPTCP Flow Scheduling under Link Contention
inferred← citeshttps://doi.org/10.1007/s44227-024-00049-6openalex-snapshot
Beyond the Basics: An In-Depth Analysis and Multidimensional Survey of Programmable Switch in Software-Defined Networking
inferred← citeshttps://doi.org/10.1016/j.future.2023.10.010openalex-snapshot
Canary: Congestion-aware in-network allreduce using dynamic trees
inferred← citeshttps://doi.org/10.1109/access.2019.2946704openalex-snapshot
Interleaved Sketch: Toward Consistent Network Telemetry for Commodity Programmable Switches
inferred← citeshttps://doi.org/10.1109/icccas62034.2024.10652801openalex-snapshot
Optimization of PISA Architecture Chip Resource Ranking Based on Genetic Algorithm
inferred← citeshttps://doi.org/10.1109/icnp52444.2021.9651928openalex-snapshot
Loom: Switch-based Cloud Load Balancer with Compressed States
inferred← citeshttps://doi.org/10.1109/mcom.001.2300313openalex-snapshot
NAIL: A Network Management Architecture for Deploying Intent into Programmable Switches
inferred← citeshttps://doi.org/10.1109/tssa59948.2023.10366915openalex-snapshot
Performance Analysis of Raspberry Pi-based Testbed Development for P4 Programmable Data Plane
inferred← citeshttps://doi.org/10.1145/3556973openalex-snapshot
Advancing SDN from OpenFlow to P4: A Survey
inferred← citeshttps://doi.org/10.12677/orf.2024.141007openalex-snapshot
Improved Heuristic Algorithm to Solve Resource Allocation Problem of PISA Architecture Chip
inferred← citeshttps://doi.org/10.22399/ijcesen.4232openalex-snapshot
VXLAN EVPN on Next-Generation Switches: Modern Data Center Network Architecture
inferred← citeshttps://doi.org/10.3390/electronics13234692openalex-snapshot
A Coloring-Based Packet Loss Rate Measurement Scheme on Network Nodes
inferred← citeshttps://doi.org/10.3390/s21238010openalex-snapshot
Application Layer Packet Processing Using PISA Switches
inferred← citeshttps://doi.org/10.3390/telecom4030025openalex-snapshot
A Comprehensive Survey on Knowledge-Defined Networking
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.