On the public citation graph
Posit Arithmetic Hardware Implementations with The Minimum Cost Divider and SquareRoot
0 signed · 40 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/access.2019.2920936openalex-snapshot
PACoGen: A Hardware Posit Arithmetic Core Generator
inferredcites →https://doi.org/10.1109/iccd.2018.00057openalex-snapshot
Parameterized Posit Arithmetic Hardware Generator
inferredcites →https://doi.org/10.1109/ieeestd.2008.4610935openalex-snapshot
IEEE Standard for Floating-Point Arithmetic
inferredcites →https://doi.org/10.1109/iscas.2018.8351142openalex-snapshot
Architecture Generator for Type-3 Unum Posit Adder/Subtractor
inferredcites →https://doi.org/10.1109/socc46988.2019.1570558530openalex-snapshot
Training Deep Neural Networks Using Posit Number System
inferredcites →https://doi.org/10.1109/tc.2020.2985971openalex-snapshot
Evaluations on Deep Neural Networks Training Using Posit Number System
inferredcites →https://doi.org/10.1109/vlsid49098.2020.00053openalex-snapshot
A Novel Parametrized Fused Division and Square-Root POSIT Arithmetic Architecture
inferredcites →https://doi.org/10.1145/3001758openalex-snapshot
Unums 2.0: An Interview with John L. Gustafson
inferredcites →https://doi.org/10.1360/n112018-00278openalex-snapshot
Domain-specific architectures driven by deep learning
inferredcites →https://doi.org/10.14529/jsfi160203openalex-snapshot
A Radical Approach to Computation with Real Numbers
inferredcites →https://doi.org/10.14529/jsfi170206openalex-snapshot
Beating Floating Point at its Own Game: Posit Arithmetic
inferredcites →https://doi.org/10.23919/date.2018.8342187openalex-snapshot
Universal number posit arithmetic generator on FPGA
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/spe.3022openalex-snapshot
Posits and the state of numerical representations in the age of exascale and edge computing
inferred← citeshttps://doi.org/10.1007/978-3-031-09779-9_2openalex-snapshot
A Posit8 Decompression Operator for Deep Neural Network Inference
inferred← citeshttps://doi.org/10.1007/978-3-031-19568-6_4openalex-snapshot
Designing Resource-Efficient Hardware Arithmetic for FPGA-Based Accelerators Leveraging Approximations and Mixed Quantizations
inferred← citeshttps://doi.org/10.1007/978-3-031-32180-1_11openalex-snapshot
PLAUs: Posit Logarithmic Approximate Units to Implement Low-Cost Operations with Real Numbers
inferred← citeshttps://doi.org/10.1007/978-3-031-32180-1_6openalex-snapshot
PHAc: Posit Hardware Accelerator for Efficient Arithmetic Logic Operations
inferred← citeshttps://doi.org/10.1007/978-3-031-42478-6_24openalex-snapshot
A Review of Posit Arithmetic for Energy-Efficient Computation: Methodologies, Applications, and Challenges
inferred← citeshttps://doi.org/10.1007/s13369-025-10183-0openalex-snapshot
Design and Accuracy Analysis of the Posit Number Representation–Decimal Conversion Algorithm
inferred← citeshttps://doi.org/10.1007/s13369-026-11456-yopenalex-snapshot
Hardware-Efficient Posit Architecture: Regime Optimization for Resource-Constrained Applications
inferred← citeshttps://doi.org/10.1016/j.dsp.2024.104718openalex-snapshot
Design of a novel low-latency parameterizable posit adder/subtractor using leading one predictor in FPGA
inferred← citeshttps://doi.org/10.1016/j.mejo.2026.107501openalex-snapshot
SQMAC: A segmented quire multiply-accumulator for fused posit arithmetic
inferred← citeshttps://doi.org/10.1016/j.ultrasmedbio.2024.06.011openalex-snapshot
A Low-Complexity Beamformer for Ultrasound Imaging Based on Sub-Beamformer and Multi-Apodization With Cross-Correlation
inferred← citeshttps://doi.org/10.1109/access.2021.3098730openalex-snapshot
ExPAN(N)D: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-Based Systems
inferred← citeshttps://doi.org/10.1109/arith61463.2024.00030openalex-snapshot
Square Root Unit with Minimum Iterations for Posit Arithmetic
inferred← citeshttps://doi.org/10.1109/asap57973.2023.00020openalex-snapshot
A Suite of Division Algorithms for Posit Arithmetic
inferred← citeshttps://doi.org/10.1109/dsd57027.2022.00037openalex-snapshot
PosAx-O: Exploring Operator-level Approximations for Posit Arithmetic in Embedded AI/ML
inferred← citeshttps://doi.org/10.1109/etfa54631.2023.10275689openalex-snapshot
FPGA Accelerated CNN Inference and Online Retraining for UAVs with Minimal Power and Performance Overhead
inferred← citeshttps://doi.org/10.1109/icdcs68853.2026.11510937openalex-snapshot
Design and Implementation of an RNS-to-Posit Conversion Core on FPGA
inferred← citeshttps://doi.org/10.1109/icoei56765.2023.10125920openalex-snapshot
Hardware Implementation of Posit Numeration System using FPGA for Signal Processing Applications
inferred← citeshttps://doi.org/10.1109/icspc57692.2023.10125646openalex-snapshot
Design of Risc-V Processing Unit Using Posit Number System
inferred← citeshttps://doi.org/10.1109/incet54531.2022.9825011openalex-snapshot
Hardware Posit Numeration System primarily based on Arithmetic Operations
inferred← citeshttps://doi.org/10.1109/tetc.2025.3615827openalex-snapshot
Investigating and Mitigating Critical Faults in Floating-Point and Posit Arithmetic Hardware
inferred← citeshttps://doi.org/10.1145/3772284openalex-snapshot
Navigating Posit Arithmetic: A Comprehensive Survey of Principles, Hardware, and Applications
inferred← citeshttps://doi.org/10.3233/thc-230724openalex-snapshot
Multi-apodization with cross-correlation combined with generalized sidelobe canceller applied to ultrasound imaging
inferred← citeshttps://doi.org/10.3390/app13020896openalex-snapshot
Acceleration of Nuclear Reactor Simulation and Uncertainty Quantification Using Low-Precision Arithmetic
inferred← citeshttps://doi.org/10.3390/electronics10131506openalex-snapshot
Special Issue on Application of Electronic Devices on Intelligent System
inferred← citeshttps://doi.org/10.3390/ma19184019openalex-snapshot
Influence of Electrolyte Conductivity on Energy Consumption and the Oxide Films Performance During Anodic Oxidation of Aluminum Electrolytic Capacitors
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.