On the public citation graph

Cherry-Picking: Exploiting Process Variations in Dark-Silicon Homogeneous Chip Multi-Processors

https://doi.org/10.7873/date.2013.023

0 signed · 91 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-030-52017-5_20openalex-snapshot

Robust Computing for Machine Learning-Based Systems

inferred← citeshttps://doi.org/10.1007/978-3-030-52017-5_6openalex-snapshot

Dependable Software Generation and Execution on Embedded Systems

inferred← citeshttps://doi.org/10.1007/978-3-031-40677-5_18openalex-snapshot

Adversarial ML for DNNs, CapsNets, and SNNs at the Edge

inferred← citeshttps://doi.org/10.1007/978-3-031-40677-5_21openalex-snapshot

Deep Learning Reliability: Towards Mitigating Reliability Threats in Deep Learning Systems by Exploiting Intrinsic Characteristics of DNNs

inferred← citeshttps://doi.org/10.1007/978-3-031-54700-3_16openalex-snapshot

Toward Antifragile Manufacturing: Concepts from Nature and Complex Human-Made Systems to Gain from Stressors and Volatility

inferred← citeshttps://doi.org/10.1007/978-3-032-13855-2_12openalex-snapshot

Quantum Neural Networks Under Threat: Modeling Security Risks and Attack Vectors

inferred← citeshttps://doi.org/10.1007/978-3-319-25772-3_1openalex-snapshot

Introduction

inferred← citeshttps://doi.org/10.1007/978-3-319-25772-3_2openalex-snapshot

Background and Related Work

inferred← citeshttps://doi.org/10.1007/978-3-319-25772-3_6openalex-snapshot

Dependable Code Execution Using Reliability-Driven System Software

inferred← citeshttps://doi.org/10.1007/978-3-319-31596-6_8openalex-snapshot

Robust Application Scheduling with Adaptive Parallelism in Dark-Silicon Constrained Multicore Systems

inferred← citeshttps://doi.org/10.1007/978-3-319-51482-6_4openalex-snapshot

Near-Threshold Digital Circuits for Nearly-Minimum Energy Processing

inferred← citeshttps://doi.org/10.1007/978-3-319-61455-7_2openalex-snapshot

Background and Related Work

inferred← citeshttps://doi.org/10.1007/978-3-319-77479-4_1openalex-snapshot

Introduction

inferred← citeshttps://doi.org/10.1007/978-3-319-77479-4_2openalex-snapshot

Background and Related Work

inferred← citeshttps://doi.org/10.1007/978-94-017-7267-9_11openalex-snapshot

Design Space Exploration and Run-Time Adaptation for Multicore Resource Management Under Performance and Power Constraints

inferred← citeshttps://doi.org/10.1007/978-94-017-7358-4_11-1openalex-snapshot

Design Space Exploration and Run-Time Adaptation for Multi-core Resource Management Under Performance and Power Constraints

inferred← citeshttps://doi.org/10.1007/978-981-10-1058-3_5openalex-snapshot

Conclusions and Future Work

inferred← citeshttps://doi.org/10.1007/978-981-15-7421-4_1openalex-snapshot

Exploiting Processor Variability for Efficient Application Mapping

inferred← citeshttps://doi.org/10.1007/s00500-019-03937-0openalex-snapshot

Multi-objective redundancy hardening with optimal task mapping for independent tasks on multi-cores

inferred← citeshttps://doi.org/10.1007/s10617-024-09291-1openalex-snapshot

A variation-aware methodology for improved processor designs for the edge computing domain

inferred← citeshttps://doi.org/10.1007/s11227-023-05159-6openalex-snapshot

HDSAP: heterogeneity-aware dynamic scheduling algorithm to improve performance of nanoscale many-core processors for unknown workloads

inferred← citeshttps://doi.org/10.1016/bs.adcom.2018.03.002openalex-snapshot

Dark Silicon Aware Resource Management for Many-Core Systems

inferred← citeshttps://doi.org/10.1016/bs.adcom.2018.03.012openalex-snapshot

Multiobjectivism in Dark Silicon Age

inferred← citeshttps://doi.org/10.1016/bs.adcom.2018.04.002openalex-snapshot

Introduction to Emerging SRAM-Based FPGA Architectures in Dark Silicon Era

inferred← citeshttps://doi.org/10.1109/access.2019.2900477openalex-snapshot

Energy Optimization for Large-Scale 3D Manycores in the Dark-Silicon Era

inferred← citeshttps://doi.org/10.1109/access.2021.3109717openalex-snapshot

PEW: Prediction-Based Early Dark Cores Wake-up Using Online Ridge Regression for Many-Core Systems

inferred← citeshttps://doi.org/10.1109/ccece.2016.7726817openalex-snapshot

Notice of Violation of IEEE Publication Principles: A heterogeneous memory organization with minimum energy consumption in 3D chip-multiprocessors

inferred← citeshttps://doi.org/10.1109/ccece.2019.8861876openalex-snapshot

Reconfigurable Hybrid Cache Hierarchy in 3D Chip-Multi Processors Based on a Convex optimization Method

inferred← citeshttps://doi.org/10.1109/ccwc.2018.8301711openalex-snapshot

LifeSim: A lifetime reliability simulator for manycore systems

inferred← citeshttps://doi.org/10.1109/codesisss.2015.7331370openalex-snapshot

dsReliM: Power-constrained reliability management in Dark-Silicon many-core chips under process variations

inferred← citeshttps://doi.org/10.1109/dsd.2015.42openalex-snapshot

Exploiting Heterogeneity in Cache Hierarchy in Dark-Silicon 3D Chip Multi-processors

inferred← citeshttps://doi.org/10.1109/dsd57027.2022.00055openalex-snapshot

SNAP: Selective NTV Heterogeneous Architectures for Power-Efficient Edge Computing

inferred← citeshttps://doi.org/10.1109/iccad51958.2021.9643539openalex-snapshot

Towards Energy-Efficient and Secure Edge AI: A Cross-Layer Framework ICCAD Special Session Paper

inferred← citeshttps://doi.org/10.1109/iccd.2015.7357168openalex-snapshot

Realizing complexity-effective on-chip power delivery for many-core platforms by exploiting optimized mapping

inferred← citeshttps://doi.org/10.1109/iccd.2016.7753281openalex-snapshot

CHARM: A checkpoint-based resource management framework for reliable multicore computing in the dark silicon era

inferred← citeshttps://doi.org/10.1109/iccd.2016.7753298openalex-snapshot

Efficient processor allocation in a reconfigurable CMP architecture for dark silicon era

inferred← citeshttps://doi.org/10.1109/iccke50421.2020.9303673openalex-snapshot

DASH: Dynamic Scheduling Algorithm for Single-ISA Heterogeneous Nano-scale Many-Cores

inferred← citeshttps://doi.org/10.1109/icecs.2015.7440402openalex-snapshot

Hierarchical energy monitoring for many-core systems

inferred← citeshttps://doi.org/10.1109/icecs.2016.7841212openalex-snapshot

Runtime energy management for many-core systems

inferred← citeshttps://doi.org/10.1109/icmsao.2019.8880300openalex-snapshot

Temperature-Aware Task Scheduling for Dark Silicon Many-Core System-on-Chip

inferred← citeshttps://doi.org/10.1109/icpp.2015.10openalex-snapshot

Exploring Hardware Profile-Guided Green Datacenter Scheduling

inferred← citeshttps://doi.org/10.1109/igcc.2015.7393727openalex-snapshot

Thermal-aware power budgeting for dark silicon chips

inferred← citeshttps://doi.org/10.1109/iolts.2019.8854444openalex-snapshot

Studying Aging and Soft Error Mitigation Jointly under Constrained Scenarios in Multi-Cores

inferred← citeshttps://doi.org/10.1109/islped.2015.7273518openalex-snapshot

DRVS: Power-efficient reliability management through Dynamic Redundancy and Voltage Scaling under variations

inferred← citeshttps://doi.org/10.1109/ispass.2016.7482087openalex-snapshot

Characterizing Hadoop applications on microservers for performance and energy efficiency optimizations

inferred← citeshttps://doi.org/10.1109/ispass.2018.00014openalex-snapshot

Micro-Viruses for Fast System-Level Voltage Margins Characterization in Multicore CPUs

inferred← citeshttps://doi.org/10.1109/ispass.2019.00019openalex-snapshot

Quantifying Process Variations and Its Impacts on Smartphones

inferred← citeshttps://doi.org/10.1109/isqed.2014.6783313openalex-snapshot

Heterogeneity exploration for peak temperature reduction on multi-core platforms

inferred← citeshttps://doi.org/10.1109/isqed.2015.7085400openalex-snapshot

Study of the impact of aging on many-core energy-efficient DSP systems

inferred← citeshttps://doi.org/10.1109/isqed.2016.7479175openalex-snapshot

Maximizing the performance of NoC-based MPSoCs under total power and power density constraints

inferred← citeshttps://doi.org/10.1109/isvlsi.2018.00111openalex-snapshot

Robustness for Smart Cyber Physical Systems and Internet-of-Things: From Adaptive Robustness Methods to Reliability and Security for Machine Learning

inferred← citeshttps://doi.org/10.1109/isvlsi59464.2023.10238501openalex-snapshot

Harnessing the Effects of Process Variability to Mitigate Aging in Cloud Servers

inferred← citeshttps://doi.org/10.1109/mcsoc.2017.28openalex-snapshot

Reliability and Power Optimization in 3D-Stacked Cache Using a Run-Time Reconfiguration Procedure

inferred← citeshttps://doi.org/10.1109/mdat.2015.2439640openalex-snapshot

Variability and Reliability Awareness in the Age of Dark Silicon

inferred← citeshttps://doi.org/10.1109/mdat.2016.2633408openalex-snapshot

Computing in the Dark Silicon Era: Current Trends and Research Challenges

inferred← citeshttps://doi.org/10.1109/mdat.2017.2775738openalex-snapshot

Run-Time Adaptive Power-Aware Reliability Management for Manycores

inferred← citeshttps://doi.org/10.1109/mdat.2019.2915656openalex-snapshot

Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network Execution

inferred← citeshttps://doi.org/10.1109/mdat.2019.2947271openalex-snapshot

Enabling Timing Error Resilience for Low-Power Systolic-Array Based Deep Learning Accelerators

inferred← citeshttps://doi.org/10.1109/pdp.2016.44openalex-snapshot

Stochastic Thermal Control of a Multicore Real-Time System

inferred← citeshttps://doi.org/10.1109/sips.2015.7345008openalex-snapshot

Variation-aware core-level redundancy scheme for reliable DSP computation in multi-core systems

inferred← citeshttps://doi.org/10.1109/tc.2016.2532862openalex-snapshot

Task Mapping for Redundant Multithreading in Multi-Cores with Reliability and Performance Heterogeneity

inferred← citeshttps://doi.org/10.1109/tc.2016.2564969openalex-snapshot

Thermal Safe Power (TSP): Efficient Power Budgeting for Heterogeneous Manycore Systems in Dark Silicon

inferred← citeshttps://doi.org/10.1109/tc.2018.2789904openalex-snapshot

Aging-Aware Workload Management on Embedded GPU Under Process Variation

inferred← citeshttps://doi.org/10.1109/tc.2018.2805683openalex-snapshot

adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patterning

inferred← citeshttps://doi.org/10.1109/tc.2020.3006571openalex-snapshot

Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore Processors

inferred← citeshttps://doi.org/10.1109/tc.2020.3013567openalex-snapshot

Power-Efficient Heterogeneous Many-Core Design With NCFET Technology

inferred← citeshttps://doi.org/10.1109/tcad.2017.2666721openalex-snapshot

Temperature Effect Inversion-Aware Power-Performance Optimization for FinFET-Based Multicore Systems

inferred← citeshttps://doi.org/10.1109/tcad.2020.3003288openalex-snapshot

READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems

inferred← citeshttps://doi.org/10.1109/tcc.2016.2628368openalex-snapshot

Performance-Based Pricing in Multi-Core Geo-Distributed Cloud Computing

inferred← citeshttps://doi.org/10.1109/tmscs.2017.2686856openalex-snapshot

ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors

inferred← citeshttps://doi.org/10.1109/tmscs.2017.2749228openalex-snapshot

Hadoop Workloads Characterization for Performance and Energy Efficiency Optimizations on Microservers

inferred← citeshttps://doi.org/10.1109/tmscs.2018.2846274openalex-snapshot

LIBRA: Thermal and Process Variation Aware Reliability Management in Photonic Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/tnano.2019.2928268openalex-snapshot

Performance and Aging Aware Resource Allocation for Concurrent GPU Applications Under Process Variation

inferred← citeshttps://doi.org/10.1109/tvlsi.2016.2594238openalex-snapshot

A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era

inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2715803openalex-snapshot

Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy

inferred← citeshttps://doi.org/10.1142/s0218126619502244openalex-snapshot

An Energy-Efficient Reliable Heterogeneous Uncore Architecture for Future 3D Chip-Multiprocessors

inferred← citeshttps://doi.org/10.1145/3316781.3323472openalex-snapshot

Building Robust Machine Learning Systems

inferred← citeshttps://doi.org/10.1145/3679240.3734608openalex-snapshot

Aging-aware CPU Core Management for Embodied Carbon Amortization in Cloud LLM Inference

inferred← citeshttps://doi.org/10.1186/s13639-018-0086-1openalex-snapshot

A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age

inferred← citeshttps://doi.org/10.21203/rs.3.rs-1886806/v1openalex-snapshot

HDSAP: Heterogeneity-aware dynamic scheduling algorithm to improve performance of nano-scale many-Core processors for unpredictable workloads

inferred← citeshttps://doi.org/10.23919/date.2018.8342153openalex-snapshot

HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems

inferred← citeshttps://doi.org/10.25148/etd.fidc000080openalex-snapshot

On the Design of Real-Time Systems on Multi-Core Platforms under Uncertainty

inferred← citeshttps://doi.org/10.32657/10356/72031openalex-snapshot

Usage-pattern-based scheduling schemes for power optimization in multi-core systems

inferred← citeshttps://doi.org/10.32920/17303795openalex-snapshot

Energy-Efficient Hybrid Unicore Architecture In Future Embedded Chip-Multiprocessor

inferred← citeshttps://doi.org/10.32920/17303795.v1openalex-snapshot

Energy-Efficient Hybrid Unicore Architecture In Future Embedded Chip-Multiprocessor

inferred← citeshttps://doi.org/10.32920/25412869openalex-snapshot

Power-aware Future Computing Systems Using Machine Learning Techniques

inferred← citeshttps://doi.org/10.32920/25412869.v1openalex-snapshot

Power-aware Future Computing Systems Using Machine Learning Techniques

inferred← citeshttps://doi.org/10.3390/electronics8060639openalex-snapshot

A Cache Fill and Migration Policy for STT-RAM-Based Multi-Level Hybrid Cache in 3D CMPs

inferred← citeshttps://doi.org/10.3390/electronics9111980openalex-snapshot

DTaPO: Dynamic Thermal-Aware Performance Optimization for Dark Silicon Many-Core Systems

inferred← citeshttps://doi.org/10.5753/eradrs.2024.238726openalex-snapshot

Análise da Variabilidade de Processos na Execução de Tarefas em Arquiteturas Heterogêneas

inferred← citeshttps://doi.org/10.5753/wscad.2023.235799openalex-snapshot

Explorando a Variabilidade de Processo para Otimizar a Eficiência Energética em Servidores de Nuvem

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.