On the public citation graph
A Cache Design for Probabilistically Analysable Real-time Systems
0 signed · 89 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-319-16086-3_19openalex-snapshot
Speeding up Static Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1007/978-3-319-60588-3_15openalex-snapshot
Software Time Reliability in the Presence of Cache Memories
inferred← citeshttps://doi.org/10.1007/978-3-319-60588-3_7openalex-snapshot
MC2: Multicore and Cache Analysis via Deterministic and Probabilistic Jitter Bounding
inferred← citeshttps://doi.org/10.1007/978-981-97-9578-9_33openalex-snapshot
Enhancing MIPS Processor Efficiency with On-Chip Cache Integration
inferred← citeshttps://doi.org/10.1007/s10617-023-09281-9openalex-snapshot
On the impact of hardware-related events on the execution of real-time programs
inferred← citeshttps://doi.org/10.1007/s11241-014-9212-xopenalex-snapshot
Static probabilistic worst case execution time estimation for architectures with faulty instruction caches
inferred← citeshttps://doi.org/10.1007/s11241-014-9218-4openalex-snapshot
Static probabilistic timing analysis for real-time systems using random replacement caches
inferred← citeshttps://doi.org/10.1007/s11241-017-9295-2openalex-snapshot
On the analysis of random replacement caches using static probabilistic timing methods for multi-path programs
inferred← citeshttps://doi.org/10.1016/j.cose.2021.102434openalex-snapshot
A methodology for selecting hardware performance counters for supporting non-intrusive diagnostic of flood DDoS attacks on web servers
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.07.014openalex-snapshot
Fitting processor architectures for measurement-based probabilistic timing analysis
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.06.006openalex-snapshot
Adapting TDMA arbitration for measurement-based probabilistic timing analysis
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.12.007openalex-snapshot
Locality-aware cache random replacement policies
inferred← citeshttps://doi.org/10.1049/iet-cdt.2018.5043openalex-snapshot
Probabilistic timing analysis of time‐randomised caches with fault detection mechanisms
inferred← citeshttps://doi.org/10.1109/access.2020.3038559openalex-snapshot
Timing Predictability in High-Performance Computing With Probabilistic Real-Time
inferred← citeshttps://doi.org/10.1109/dac.2018.8465919openalex-snapshot
Cache Side-Channel Attacks and Time-Predictability in High-Performance Critical Real-Time Systems
inferred← citeshttps://doi.org/10.1109/dft.2016.7684067openalex-snapshot
Effects of online fault detection mechanisms on Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/dsd.2014.50openalex-snapshot
Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture
inferred← citeshttps://doi.org/10.1109/dsd.2015.26openalex-snapshot
IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/dsd.2015.68openalex-snapshot
Enabling TDMA Arbitration in the Context of MBPTA
inferred← citeshttps://doi.org/10.1109/dsd.2016.22openalex-snapshot
PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis
inferred← citeshttps://doi.org/10.1109/dsd.2016.23openalex-snapshot
pTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems
inferred← citeshttps://doi.org/10.1109/dsd.2017.71openalex-snapshot
Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/dsd.2019.00083openalex-snapshot
An Approach for Detecting Power Peaks During Testing and Breaking Systematic Pathological Behavior
inferred← citeshttps://doi.org/10.1109/ecrts.2013.33openalex-snapshot
DTM: Degraded Test Mode for Fault-Aware Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/ecrts.2014.16openalex-snapshot
On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques
inferred← citeshttps://doi.org/10.1109/ecrts.2014.33openalex-snapshot
Heart of Gold: Making the Improbable Happen to Increase Confidence in MBPTA
inferred← citeshttps://doi.org/10.1109/ecrts.2014.34openalex-snapshot
PUB: Path Upper-Bounding for Measurement-Based Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/ecrts.2016.20openalex-snapshot
Extreme Value Theory for Estimating Task Execution Time Bounds: A Careful Look
inferred← citeshttps://doi.org/10.1109/etfa.2018.8502513openalex-snapshot
An Empirical Study on the Adequacy of MBPTA for Tasks Executed on a Complex Computer Architecture with Linux
inferred← citeshttps://doi.org/10.1109/indin.2016.7819140openalex-snapshot
A confidence assessment of WCET estimates for software time randomized caches
inferred← citeshttps://doi.org/10.1109/iolts.2016.7604666openalex-snapshot
Resilient random modulo cache memories for probabilistically-analyzable real-time systems
inferred← citeshttps://doi.org/10.1109/isorc.2013.6913193openalex-snapshot
Achieving timing composability with measurement-based probabilistic timing analysis
inferred← citeshttps://doi.org/10.1109/isorc.2016.28openalex-snapshot
Modelling Probabilistic Cache Representativeness in the Presence of Arbitrary Access Patterns
inferred← citeshttps://doi.org/10.1109/newcas.2015.7181984openalex-snapshot
A probabilistically analysable cache implementation on FPGA
inferred← citeshttps://doi.org/10.1109/rtas.2017.19openalex-snapshot
EPC Enacted: Integration in an Industrial Toolbox and Use against a Railway Application
inferred← citeshttps://doi.org/10.1109/rtss.2013.43openalex-snapshot
Multi-level Unified Caches for Probabilistically Time Analysable Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtss.2015.39openalex-snapshot
EPC: Extended Path Coverage for Measurement-Based Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.1109/rtss.2015.41openalex-snapshot
Static Probabilistic Timing Analysis for Multi-path Programs
inferred← citeshttps://doi.org/10.1109/rtss.2017.00028openalex-snapshot
On Using GEV or Gumbel Models When Applying EVT for Probabilistic WCET Estimation
inferred← citeshttps://doi.org/10.1109/sbesc51047.2020.9277839openalex-snapshot
Methods for Comparing Execution Times of Different Input Data when Real-Time Tasks Run on Complex Computer Architectures
inferred← citeshttps://doi.org/10.1109/sbesc53686.2021.9628374openalex-snapshot
On the Selection of Relevant Hardware Events for Explaining Execution Time Behavior
inferred← citeshttps://doi.org/10.1109/sies.2016.7509421openalex-snapshot
Modelling the confidence of timing analysis for time randomised caches
inferred← citeshttps://doi.org/10.1109/sies.2016.7509422openalex-snapshot
Static probabilistic timing analysis in presence of faults
inferred← citeshttps://doi.org/10.1109/sies.2017.7993373openalex-snapshot
Static probabilistic timing analysis with a permanent fault detection mechanism
inferred← citeshttps://doi.org/10.1109/tcad.2024.3455237openalex-snapshot
Phoenix: A Dynamically Reconfigurable Hybrid Memory System Combining Caching and Migration
inferred← citeshttps://doi.org/10.1109/tdmr.2017.2654548openalex-snapshot
Aging Assessment and Design Enhancement of Randomized Cache Memories
inferred← citeshttps://doi.org/10.1109/tetc.2017.2788800openalex-snapshot
On the Design of Minimal-Cost Pipeline Systems Satisfying Hard/Soft Real-Time Constraints
inferred← citeshttps://doi.org/10.1145/2463209.2488962openalex-snapshot
On the convergence of mainstream and mission-critical markets
inferred← citeshttps://doi.org/10.1145/2516821.2516842openalex-snapshot
Static probabilistic worst case execution time estimation for architectures with faulty instruction caches
inferred← citeshttps://doi.org/10.1145/2593069.2593112openalex-snapshot
Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware
inferred← citeshttps://doi.org/10.1145/2593069.2593235openalex-snapshot
Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems
inferred← citeshttps://doi.org/10.1145/2830555openalex-snapshot
A Survey on Cache Management Mechanisms for Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.1145/3065924openalex-snapshot
Measurement-Based Worst-Case Execution Time Estimation Using the Coefficient of Variation
inferred← citeshttps://doi.org/10.1145/3123877openalex-snapshot
An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches
inferred← citeshttps://doi.org/10.1145/3185154openalex-snapshot
On the Reliability and Tightness of GP and Exponential Models for Probabilistic WCET Estimation
inferred← citeshttps://doi.org/10.1145/3240765.3240818openalex-snapshot
Industrial experiences with resource management under software randomization in ARINC653 avionics environments
inferred← citeshttps://doi.org/10.1145/3281029openalex-snapshot
Time-Randomized Wormhole NoCs for Critical Applications
inferred← citeshttps://doi.org/10.1145/3287624.3287655openalex-snapshot
Towards limiting the impact of timing anomalies in complex real-time processors
inferred← citeshttps://doi.org/10.1145/3297280.3297339openalex-snapshot
On assessing the viability of probabilistic scheduling with dependent tasks
inferred← citeshttps://doi.org/10.1145/3301283openalex-snapshot
Probabilistic Worst-Case Timing Analysis
inferred← citeshttps://doi.org/10.1145/3335549openalex-snapshot
A First Step Toward Using Quantum Computing for Low-level WCETs Estimations
inferred← citeshttps://doi.org/10.11648/j.acis.20200803.11openalex-snapshot
An Overview of Cache Memory in Memory Management
inferred← citeshttps://doi.org/10.1186/s13639-017-0076-8openalex-snapshot
On the assessment of probabilistic WCET estimates reliability for arbitrary programs
inferred← citeshttps://doi.org/10.23919/date.2017.7927087openalex-snapshot
Probabilistic timing analysis on time-randomized platforms for the space domain
inferred← citeshttps://doi.org/10.23919/date.2018.8342052openalex-snapshot
Design and integration of hierarchical-placement multi-level caches for real-time systems
inferred← citeshttps://doi.org/10.25046/aj0601155openalex-snapshot
Towards a Hybrid Probabilistic Timing Analysis
inferred← citeshttps://doi.org/10.32657/10356/143308openalex-snapshot
Design of time-predictable architecture and DDR memory bank allocation for COTS multi-cores
inferred← citeshttps://doi.org/10.4230/lites-v001-i001-a003openalex-snapshot
Randomized Caches Considered Harmful in Hard Real-Time Systems
inferred← citeshttps://doi.org/10.4230/lites-v002-i001-a001openalex-snapshot
Randomized Caches Can Be Pretty Useful to Hard Real-Time Systems
inferred← citeshttps://doi.org/10.4230/lites-v006-i001-a003openalex-snapshot
A Survey of Probabilistic Timing Analysis Techniques for Real-Time Systems
inferred← citeshttps://doi.org/10.4230/oasics.wcet.2013.64openalex-snapshot
Upper-bounding Program Execution Time with Extreme Value Theory
inferred← citeshttps://doi.org/10.4230/oasics.wcet.2013.97openalex-snapshot
Applying Measurement-Based Probabilistic Timing Analysis to Buffer Resources
inferred← citeshttps://doi.org/10.5821/dissertation-2117-113291openalex-snapshot
Enabling caches in probabilistic timing analysis
inferred← citeshttps://doi.org/10.5821/dissertation-2117-114436openalex-snapshot
Probabilistically time-analyzable complex processor designs
inferred← citeshttps://doi.org/10.5821/dissertation-2117-118782openalex-snapshot
A time-predictable many-core processor design for critical real-time embedded systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-121018openalex-snapshot
Development and certification of mixed-criticality embedded systems based on probabilistic timing analysis
inferred← citeshttps://doi.org/10.5821/dissertation-2117-177246openalex-snapshot
On the limits of probabilistic timing analysis
inferred← citeshttps://doi.org/10.5821/dissertation-2117-340979openalex-snapshot
Non-functional considerations of time-randomized processor architectures
inferred← citeshttps://doi.org/10.5821/dissertation-2117-366909openalex-snapshot
Smart hardware designs for probabilistically-analyzable processor architectures
inferred← citeshttps://doi.org/10.5821/dissertation-2117-398698openalex-snapshot
Modelling and predicting extreme behavior in critical real-time systems with advanced statistics
inferred← citeshttps://doi.org/10.5821/dissertation-2117-96600openalex-snapshot
Improving time predictability of shared hardware resources in real-time multicore systems : emphasis on the space domain
inferred← citeshttps://doi.org/10.6092/unibo/amsdottorato/6597openalex-snapshot
Operating System Contribution to Composable Timing Behaviour in High-Integrity Real-Time Systems
inferred← citeshttps://doi.org/10.70675/d470e870z7104z4fa3z99daze9a26a46137dopenalex-snapshot
Étude de l'application de la théorie des valeurs extrêmes pour l'estimation fiable et robuste du pire temps d'exécution probabiliste
inferred← citeshttps://doi.org/10.70675/f1894b23zae90z48dfz8ecazf8c4317a738eopenalex-snapshot
Probabilistic study of end-to-end constraints in real-time systems
inferred← citeshttps://doi.org/10.7873/date.2015.0189openalex-snapshot
Timing Analysis of an Avionics Case Study on Complex Hardware/Software Platforms
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.