On the public citation graph
Optimization of Secure Embedded Systems with Dynamic Task Sets
0 signed · 19 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1016/j.jnca.2015.02.009openalex-snapshot
Adaptive security management of real-time storage applications over NAND based storage systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.05.005openalex-snapshot
Energy Optimization of Security-Critical Real-Time Applications with Guaranteed Security Protection
inferred← citeshttps://doi.org/10.1109/access.2018.2790392openalex-snapshot
Security-Aware Task Scheduling Using Untrusted Components in High-Level Synthesis
inferred← citeshttps://doi.org/10.1109/aspdac.2014.6742909openalex-snapshot
Energy aware real-time scheduling policy with guaranteed security protection
inferred← citeshttps://doi.org/10.1109/aspdac.2016.7428088openalex-snapshot
SPARTA: A scheduling policy for thwarting differential power analysis attacks
inferred← citeshttps://doi.org/10.1109/distra.2018.8600927openalex-snapshot
Towards a Schedulability-driven Architecture Exploration for Mixed Criticality Multicore Systems
inferred← citeshttps://doi.org/10.1109/isvlsi.2014.11openalex-snapshot
Robustness Analysis of Real-Time Scheduling Against Differential Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/isvlsi.2018.00105openalex-snapshot
Security-Driven Task Scheduling for Multiprocessor System-on-Chips with Performance Constraints
inferred← citeshttps://doi.org/10.1109/rtcsa.2013.6732210openalex-snapshot
Online optimization of security-sensitive real-time storage applications for NAND flash memory storage systems
inferred← citeshttps://doi.org/10.1109/tc.2017.2778728openalex-snapshot
Optimization of Message Encryption for Real-Time Applications in Embedded Systems
inferred← citeshttps://doi.org/10.1145/2801152openalex-snapshot
Power-Aware Design Techniques of Secure Multimode Embedded Systems
inferred← citeshttps://doi.org/10.1145/3430372openalex-snapshot
Design Space Exploration for Secure IoT Devices and Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1145/3520136openalex-snapshot
Beyond Just Safety: Delay-aware Security Monitoring for Real-time Control Systems
inferred← citeshttps://doi.org/10.23919/date.2018.8342007openalex-snapshot
A design-space exploration for allocating security tasks in multicore real-time systems
inferred← citeshttps://doi.org/10.3384/diss.diva-117637openalex-snapshot
Hardware/Software Codesign of Embedded Systems with Reconfigurable and Heterogeneous Platforms
inferred← citeshttps://doi.org/10.3384/diss.diva-123016openalex-snapshot
Security-Driven Design of Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.3384/diss.diva-178320openalex-snapshot
Security-Aware Design of Cyber-Physical Systems for Control Applications
inferred← citeshttps://doi.org/10.4018/ijtd.300744openalex-snapshot
Embedded Systems Design Space Exploration Under Security Constraints
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.