On the public citation graph

Time-critical computing on a single-chip massively parallel processor

https://doi.org/10.7873/date2014.110

0 signed · 31 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/9781119818298.ch3openalex-snapshot

The Plural Many‐core Architecture – High Performance at Low Power

inferred← citeshttps://doi.org/10.1007/978-3-030-41131-2_2openalex-snapshot

Multicore Models of Communication for Cyber-Physical Systems

inferred← citeshttps://doi.org/10.1007/978-3-030-58298-2_6openalex-snapshot

Scalable Detection of Amplification Timing Anomalies for the Superscalar TriCore Architecture

inferred← citeshttps://doi.org/10.1007/978-3-319-44878-7_13openalex-snapshot

Worst-Case Execution Time Analysis for Many-Core Architectures with NoC

inferred← citeshttps://doi.org/10.1007/978-3-319-47166-2_42openalex-snapshot

Mixed-Critical Systems Design with Coarse-Grained Multi-core Interference

inferred← citeshttps://doi.org/10.1007/978-3-319-59746-1_11openalex-snapshot

Constraint-Flow Nets: A Model for Building Constraints from Resource Dependencies

inferred← citeshttps://doi.org/10.1007/s10009-022-00655-1openalex-snapshot

Formal modeling and verification for amplification timing anomalies in the superscalar TriCore architecture

inferred← citeshttps://doi.org/10.1007/s10836-019-05779-yopenalex-snapshot

RTOS Solution for NoC-Based COTS MPSoC Usage in Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1007/s11241-015-9232-1openalex-snapshot

Off-line mapping of multi-rate dependent task sets to many-core platforms

inferred← citeshttps://doi.org/10.1007/s11241-017-9295-2openalex-snapshot

On the analysis of random replacement caches using static probabilistic timing methods for multi-path programs

inferred← citeshttps://doi.org/10.1007/s11241-018-9312-0openalex-snapshot

Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays

inferred← citeshttps://doi.org/10.1109/acsd.2018.00019openalex-snapshot

Ensuring Consistency between Cycle-Accurate and Instruction Set Simulators

inferred← citeshttps://doi.org/10.1109/aspdac.2016.7427987openalex-snapshot

A lightweight OpenMP4 run-time for embedded systems

inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858399openalex-snapshot

A static scheduling approach to enable safety-critical OpenMP applications

inferred← citeshttps://doi.org/10.1109/compcomm.2016.7925177openalex-snapshot

A hybrid clock synchronization architecture for many-core cluster system based on GPS and IEEE 1588

inferred← citeshttps://doi.org/10.1109/compsac.2019.10281openalex-snapshot

A Functional Programming Model for Embedded Dataflow Applications

inferred← citeshttps://doi.org/10.1109/ecrts.2015.11openalex-snapshot

Hybrid EDF Packet Scheduling for Real-Time Distributed Systems

inferred← citeshttps://doi.org/10.1109/isorc.2017.9openalex-snapshot

An Analysis of Lazy and Eager Limited Preemption Approaches under DAG-Based Global Fixed Priority Scheduling

inferred← citeshttps://doi.org/10.1109/nocs.2016.7579321openalex-snapshot

Safe and dynamic traffic rate control for networks-on-chips

inferred← citeshttps://doi.org/10.1109/nocs50636.2020.9241708openalex-snapshot

Combinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture

inferred← citeshttps://doi.org/10.1109/pdp.2017.37openalex-snapshot

Buffer-Aware Analysis for Worst-Case Traversal Time of Real-Time Traffic over RRA-based NoCs

inferred← citeshttps://doi.org/10.1109/rtss.2015.41openalex-snapshot

Static Probabilistic Timing Analysis for Multi-path Programs

inferred← citeshttps://doi.org/10.1109/rtss52674.2021.00043openalex-snapshot

Speculative Execution and Timing Predictability in an Open Source RISC-V Core

inferred← citeshttps://doi.org/10.1109/wfcs.2016.7496504openalex-snapshot

A dependency-graph based priority assignment algorithm for real-time traffic over NoCs with shared virtual-channels

inferred← citeshttps://doi.org/10.1109/wfcs.2016.7496535openalex-snapshot

Towards a unified approach for worst-case analysis of Tilera-like and KalRay-like NoC architectures

inferred← citeshttps://doi.org/10.2197/ipsjjip.30.141openalex-snapshot

Mapping Method Usable with Clustered Many-core Platforms for Simulink Model

inferred← citeshttps://doi.org/10.23919/date.2017.7927090openalex-snapshot

Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees

inferred← citeshttps://doi.org/10.23919/date.2019.8714926openalex-snapshot

Scratchpad Memories with Ownership

inferred← citeshttps://doi.org/10.23919/date48585.2020.9116230openalex-snapshot

Towards a Qualifiable OpenMP Framework for Embedded Systems

inferred← citeshttps://doi.org/10.70675/4cc52fddze3c6z4a94zb61dz91b90592db88openalex-snapshot

Worst-case delay analysis of core-to-IO flows over many-cores architectures

inferred← citeshttps://doi.org/10.70675/714cfccfz5715z4059zacfbzdf7c8d93a2d1openalex-snapshot

Minimising shared resource contention when scheduling real-time applications on multi-core architectures

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.