On the public citation graph
Prototype IC with WDDL and Differential Routing – DPA Resistance Assessment
0 signed · 167 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/1-4020-8147-2_10openalex-snapshot
Place and Route for Secure Standard Cell Design
inferredcites →https://doi.org/10.1007/3-540-45472-1_12openalex-snapshot
Statistics and Secret Leakage
inferredcites →https://doi.org/10.1007/978-3-540-30574-3_24openalex-snapshot
Side-Channel Leakage of Masked CMOS Gates
inferredcites →https://doi.org/10.1007/978-3-540-45238-6openalex-snapshot
Cryptographic Hardware and Embedded Systems - CHES 2003
inferredcites →https://doi.org/10.1007/978-3-540-45238-6_12openalex-snapshot
Security Evaluation of Asynchronous Circuits
inferredcites →https://doi.org/10.1016/s0141-9331(03)00092-9openalex-snapshot
Balanced self-checking asynchronous logic for smart card applications
inferredcites →https://doi.org/10.1109/date.2004.1268856openalex-snapshot
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
inferredcites →https://doi.org/10.1109/date.2005.44openalex-snapshot
A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs
inferredcites →https://doi.org/10.1109/esscir.2004.1356679openalex-snapshot
Towards an AES crypto-chip resistant to differential power analysis
inferredcites →https://doi.org/10.1145/1057661.1057677openalex-snapshot
A 3.84 gbits/s AES crypto coprocessor with modes of operation in a 0.18-μm CMOS technology
inferredcites →https://doi.org/10.1145/775832.775850openalex-snapshot
Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119607755.ch1openalex-snapshot
Advanced Attacks and Protection Mechanisms in IoT Devices and Networks
inferred← citeshttps://doi.org/10.1002/cta.2587openalex-snapshot
Logic minimization and wide fan‐in issues in DPL‐based cryptocircuits against power analysis attacks
inferred← citeshttps://doi.org/10.1007/11894063_31openalex-snapshot
Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks
inferred← citeshttps://doi.org/10.1007/978-0-387-71817-0_10openalex-snapshot
FPGA and ASIC Implementations of AES
inferred← citeshttps://doi.org/10.1007/978-0-387-71829-3_8openalex-snapshot
Side-Channel Resistant Circuit Styles and Associated IC Design Flow
inferred← citeshttps://doi.org/10.1007/978-3-031-80020-7_2openalex-snapshot
An OS Support for Tamper-Resistant Software Execution Using Empty Interruptions
inferred← citeshttps://doi.org/10.1007/978-3-319-10175-0_8openalex-snapshot
Generic DPA Attacks: Curse or Blessing?
inferred← citeshttps://doi.org/10.1007/978-3-319-57339-7_5openalex-snapshot
Multivariate Analysis Exploiting Static Power on Nanoscale CMOS Circuits for Cryptographic Applications
inferred← citeshttps://doi.org/10.1007/978-3-319-66787-4_20openalex-snapshot
Your Rails Cannot Hide from Localized EM: How Dual-Rail Logic Fails on FPGAs
inferred← citeshttps://doi.org/10.1007/978-3-540-74462-7_10openalex-snapshot
Changing the Odds Against Masked Logic
inferred← citeshttps://doi.org/10.1007/978-3-540-74735-2_21openalex-snapshot
Power Analysis Resistant AES Implementation with Instruction Set Extensions
inferred← citeshttps://doi.org/10.1007/978-3-540-85053-3_25openalex-snapshot
Divided Backend Duplication Methodology for Balanced Dual Rail Routing
inferred← citeshttps://doi.org/10.1007/978-3-540-85053-3_27openalex-snapshot
Mutual Information Analysis
inferred← citeshttps://doi.org/10.1007/978-3-642-04138-9_14openalex-snapshot
A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques
inferred← citeshttps://doi.org/10.1007/978-3-642-15031-9_26openalex-snapshot
Garbled Circuits for Leakage-Resilience: Hardware Implementation and Evaluation of One-Time Programs
inferred← citeshttps://doi.org/10.1007/978-3-642-30042-4openalex-snapshot
Engineering Secure Two-Party Computation Protocols: Design, Optimization, and Applications of Efficient Secure Function Evaluation
inferred← citeshttps://doi.org/10.1007/978-3-642-34931-7_8openalex-snapshot
Leakage Squeezing of Order Two
inferred← citeshttps://doi.org/10.1007/978-3-642-41224-0_1openalex-snapshot
Three Design Dimensions of Secure Embedded Systems
inferred← citeshttps://doi.org/10.1007/978-3-642-41395-7openalex-snapshot
Physically Unclonable Functions Constructions, Properties and Applications
inferred← citeshttps://doi.org/10.1007/978-3-662-44709-3_1openalex-snapshot
EM Attack Is Non-invasive? - Design Methodology and Validity Verification of EM Attack Sensor
inferred← citeshttps://doi.org/10.1007/978-3-662-48324-4_23openalex-snapshot
Assessment of Hiding the Higher-Order Leakages in Hardware
inferred← citeshttps://doi.org/10.1007/978-94-007-1338-3_4openalex-snapshot
Countermeasures Against Physical Attacks in FPGAs
inferred← citeshttps://doi.org/10.1007/978-981-13-0893-2_7openalex-snapshot
Information Security in the Smart Grid: Survey and Challenges
inferred← citeshttps://doi.org/10.1007/978-981-19-7636-0_2openalex-snapshot
Hardware Security and Reliability
inferred← citeshttps://doi.org/10.1007/s00145-015-9223-3openalex-snapshot
Design Methodology and Validity Verification for a Reactive Countermeasure Against EM Attacks
inferred← citeshttps://doi.org/10.1007/s10617-008-9017-zopenalex-snapshot
Path switching: a technique to tolerate dual rail routing imbalances
inferred← citeshttps://doi.org/10.1007/s13389-015-0096-zopenalex-snapshot
Design and validation through a frequency-based metric of a new countermeasure to protect nanometer ICs from side-channel attacks
inferred← citeshttps://doi.org/10.1007/s13389-018-0185-xopenalex-snapshot
Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs—extended version
inferred← citeshttps://doi.org/10.1049/iet-cdt.2018.5186openalex-snapshot
Mitigating information leakage during critical communication using S*FSM
inferred← citeshttps://doi.org/10.1109/access.2021.3100618openalex-snapshot
UCloD: Small Clock Delays to Mitigate Remote Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/access.2022.3183764openalex-snapshot
Design and Evaluation of Countermeasures Against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher
inferred← citeshttps://doi.org/10.1109/apccas62602.2024.10808212openalex-snapshot
Random Clock Gating for Side-channel Protection
inferred← citeshttps://doi.org/10.1109/apccas62602.2024.10808349openalex-snapshot
Flattening Power Waveforms by Hamming Distance Converter for Side-channel Attacks
inferred← citeshttps://doi.org/10.1109/apccas67402.2025.11376956openalex-snapshot
A Simulation-Based Study on Impact of DVS for Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/apccas67402.2025.11378405openalex-snapshot
Alt-FF: A Logic-Level Design of Flip-Flop Control for Side-Channel Protection
inferred← citeshttps://doi.org/10.1109/asianhost47458.2019.9006690openalex-snapshot
Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells
inferred← citeshttps://doi.org/10.1109/asicon.2009.5351561openalex-snapshot
A Look-Up-Table Based Differential Logic to counteract DPA attacks
inferred← citeshttps://doi.org/10.1109/asp-dac58780.2024.10473820openalex-snapshot
Modeling of Tamper Resistance to Electromagnetic Side-channel Attacks on Voltage-scaled Circuits
inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858319openalex-snapshot
Securing the hardware of cyber-physical systems
inferred← citeshttps://doi.org/10.1109/asscc.2014.7008901openalex-snapshot
An intermittent-driven supply-current equalizer for 11x and 4x power-overhead savings in CPA-resistant 128bit AES cryptographic processor
inferred← citeshttps://doi.org/10.1109/auteee62881.2024.10869741openalex-snapshot
Efficient Side-Channel Data Compression Using Autoencoder Networks for Enhanced Leakage Analysis
inferred← citeshttps://doi.org/10.1109/biomedcom.2012.22openalex-snapshot
S*FSM: A Paradigm Shift for Attack Resistant FSM Designs and Encodings
inferred← citeshttps://doi.org/10.1109/candarw60564.2023.00060openalex-snapshot
A Cost-aware Generation Method of Disposable Random Value Exploiting Parallel S-box Implementation for Tamper-resistant AES Design
inferred← citeshttps://doi.org/10.1109/candarw68385.2025.00011openalex-snapshot
Random Trace Shifting by OSs for Side-Channel-Resilient Execution of Legacy Program Binaries
inferred← citeshttps://doi.org/10.1109/controlo.2018.8439780openalex-snapshot
Path-Changed Mirror Circuit against Local Electromagnetic Analysis
inferred← citeshttps://doi.org/10.1109/dac18074.2021.9586142openalex-snapshot
Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics
inferred← citeshttps://doi.org/10.1109/date.2008.4484855openalex-snapshot
Power Balanced Gates Insensitive to Routing Capacitance Mismatch
inferred← citeshttps://doi.org/10.1109/dsd.2013.128openalex-snapshot
Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic
inferred← citeshttps://doi.org/10.1109/dsd.2014.61openalex-snapshot
Circuits and Synthesis Mechanism for Hardware Design to Counter Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/dsd.2017.76openalex-snapshot
Influence of Fault-Tolerance Techniques on Power-Analysis Resistance of Cryptographic Design
inferred← citeshttps://doi.org/10.1109/eaic66483.2025.11101317openalex-snapshot
NCSSLIM: NCFET-Based Secure Light Weight SLIM Cipher Design for Energy Efficient and DPA Resistant IoT Edge Devices
inferred← citeshttps://doi.org/10.1109/ecctd.2009.5274989openalex-snapshot
Complementary logics vs masked logics: Which countermeasure is a better selection?
inferred← citeshttps://doi.org/10.1109/eecsi59885.2023.10295855openalex-snapshot
Improving Tamper-Resistance Exploiting Clock Phase Shifter Embedded in FPGAs
inferred← citeshttps://doi.org/10.1109/emceurope51680.2022.9900948openalex-snapshot
FPGA Switching Current Modeling Based on Register Transfer Level Logic Simulation for Power Side-channel Attack Prediction
inferred← citeshttps://doi.org/10.1109/emceurope57790.2023.10274220openalex-snapshot
Prediction Accuracy Improvement of Side-channel Information Leakage by Using EM-Circuit Co-simulation of PDN with Filters
inferred← citeshttps://doi.org/10.1109/esscir.2006.307547openalex-snapshot
An Alternating Spacer AES Crypto-processor
inferred← citeshttps://doi.org/10.1109/hst.2010.5513113openalex-snapshot
ExCCel: Exploration of complementary cells for efficient DPA attack resistivity
inferred← citeshttps://doi.org/10.1109/hst.2019.8741026openalex-snapshot
Securing AES against Localized EM Attacks through Spatial Randomization of Dataflow
inferred← citeshttps://doi.org/10.1109/iccad45719.2019.8942098openalex-snapshot
Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric
inferred← citeshttps://doi.org/10.1109/iccad45719.2019.8942112openalex-snapshot
SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Power-based Side Channel Attacks
inferred← citeshttps://doi.org/10.1109/iccad51958.2021.9643540openalex-snapshot
iSTELLAR: intermittent Signature aTtenuation Embedded CRYPTO with Low-Level metAl Routing
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974678openalex-snapshot
Advanced modes in AES: Are they safe from power analysis based side channel attacks?
inferred← citeshttps://doi.org/10.1109/iccoins49721.2021.9497174openalex-snapshot
Invariant of AES algorithm implementations against Attacks in IoT Devices
inferred← citeshttps://doi.org/10.1109/iccsn.2018.8488210openalex-snapshot
Path-Changed Mirror Circuit against Local Electromagnetic Analysis
inferred← citeshttps://doi.org/10.1109/icecce52056.2021.9514176openalex-snapshot
Resistance for Side-Channel Attack by Virtual Dual-Rail Effect
inferred← citeshttps://doi.org/10.1109/icecs.2010.5724745openalex-snapshot
Side-channel evaluation of FPGA implementations of binary Edwards curves
inferred← citeshttps://doi.org/10.1109/icscs.2009.5412599openalex-snapshot
Overview of Dual rail with Precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors
inferred← citeshttps://doi.org/10.1109/icsict.2014.7021566openalex-snapshot
A low overhead DPA countermeasure of ECC based on randomized modular multiplication
inferred← citeshttps://doi.org/10.1109/iolts.2006.49openalex-snapshot
Power Attacks on Secure Hardware Based on Early Propagation of Data
inferred← citeshttps://doi.org/10.1109/iscas.2008.4542160openalex-snapshot
Advanced Encryption Standard (AES) implementation with increased DPA resistance and low overhead
inferred← citeshttps://doi.org/10.1109/iscas.2012.6272163openalex-snapshot
Power-security trade-off in multi-level power analysis countermeasures for FSR-based stream ciphers
inferred← citeshttps://doi.org/10.1109/iscas58744.2024.10557893openalex-snapshot
A Light-weight and Tamper-resistant AES Implementation by FPGAs
inferred← citeshttps://doi.org/10.1109/iscit57293.2023.10376105openalex-snapshot
Effect of High Frequency Noise Using DCMs in FPGA on Power Analysis Attack
inferred← citeshttps://doi.org/10.1109/isemc.2010.5711254openalex-snapshot
Electromagnetic information leakage for side-channel analysis of cryptographic modules
inferred← citeshttps://doi.org/10.1109/isemc.2014.6899068openalex-snapshot
Integrated-circuit countermeasures against information leakage through EM radiation
inferred← citeshttps://doi.org/10.1109/isemc.2015.7256168openalex-snapshot
Proactive and reactive protection circuit techniques against EM leakage and injection
inferred← citeshttps://doi.org/10.1109/isie.2011.145openalex-snapshot
A Comprehensive Design Method Based on WDDL and Dynamic Cryptosystem to Resist DPA Attack
inferred← citeshttps://doi.org/10.1109/ismvl.2009.9openalex-snapshot
Multiple-Valued Constant-Power Adder for Cryptographic Processors
inferred← citeshttps://doi.org/10.1109/ismvl.2010.20openalex-snapshot
Design of Tamper-Resistant Registers for Multiple-Valued Cryptographic Processors
inferred← citeshttps://doi.org/10.1109/isocc56007.2022.10031514openalex-snapshot
An Extremely Light-Weight Countermeasure to Power Analysis Attack in Dedicated Circuit for AES
inferred← citeshttps://doi.org/10.1109/isqed.2009.4810299openalex-snapshot
Side channel aware leakage management in nanoscale Cryptosystem-on-Chip (CoC)
inferred← citeshttps://doi.org/10.1109/isvlsi.2014.78openalex-snapshot
Enabling Side Channel Secure FSMs in the Presence of Low Power Requirements
inferred← citeshttps://doi.org/10.1109/isvlsi.2019.00064openalex-snapshot
Enabling Microarchitectural Randomization in Serialized AES Implementations to Mitigate Side Channel Susceptibility
inferred← citeshttps://doi.org/10.1109/itng.2006.121openalex-snapshot
Side-Channel Leakage Tolerant Architectures
inferred← citeshttps://doi.org/10.1109/jetcas.2014.2315878openalex-snapshot
A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits
inferred← citeshttps://doi.org/10.1109/les.2012.2193115openalex-snapshot
HDRL: Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design
inferred← citeshttps://doi.org/10.1109/memc.2022.9982569openalex-snapshot
Simultaneous Security and EMC Evaluations Based on Measuring Electromagnetic Field Distribution on PCBs
inferred← citeshttps://doi.org/10.1109/mixdes.2014.6872193openalex-snapshot
Leakage Power Analysis attacks against a bit slice implementation of the Serpent block cipher
inferred← citeshttps://doi.org/10.1109/mixdes.2016.7529737openalex-snapshot
On-chip analog current equalizer as a countermeasure against side-channel attacks in CMOS nanometer technology
inferred← citeshttps://doi.org/10.1109/mwscas.2013.6674708openalex-snapshot
Secure controllers: Requirements of S*FSM
inferred← citeshttps://doi.org/10.1109/ojsscs.2026.3652562openalex-snapshot
Integrated Sense-and-React Countermeasures Against Physical Attacks on Resource-Constrained Security Systems
inferred← citeshttps://doi.org/10.1109/patmos.2014.6951909openalex-snapshot
Design and test of a low-power 90nm XOR/XNOR gate for cryptographic applications
inferred← citeshttps://doi.org/10.1109/patmos.2016.7833429openalex-snapshot
Secure cryptographic hardware implementation issues for high-performance applications
inferred← citeshttps://doi.org/10.1109/patmos.2018.8463993openalex-snapshot
Effect of Temperature Variation in Experimental DPA and DEMA Attacks
inferred← citeshttps://doi.org/10.1109/prime.2013.6603185openalex-snapshot
Simulated power analysis attacks on a DDPL crypto-core without routing constraints
inferred← citeshttps://doi.org/10.1109/prime.2017.7974179openalex-snapshot
Fully integrable current-mode feedback suppressor as an analog countermeasure against CPA attacks in 40nm CMOS technology
inferred← citeshttps://doi.org/10.1109/rivf68649.2025.11365099openalex-snapshot
The Simplest Side-Channel Protection of AES-Dedicated Circuit for Last-Round Attack by CPA
inferred← citeshttps://doi.org/10.1109/rtest.2018.8397076openalex-snapshot
Towards side channel secure cyber-physical systems
inferred← citeshttps://doi.org/10.1109/southeastcon56624.2025.10971649openalex-snapshot
An EDA Based Side-Channel Attack Flamework for Netlists
inferred← citeshttps://doi.org/10.1109/tc.2008.109openalex-snapshot
Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks
inferred← citeshttps://doi.org/10.1109/tc.2011.225openalex-snapshot
Using Virtual Secure Circuit to Protect Embedded Software from Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tc.2013.9openalex-snapshot
Countering Power Analysis Attacks UsingReliable and Aggressive Designs
inferred← citeshttps://doi.org/10.1109/tc.2017.2651829openalex-snapshot
GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs
inferred← citeshttps://doi.org/10.1109/tcad.2015.2423274openalex-snapshot
A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation
inferred← citeshttps://doi.org/10.1109/tcsi.2013.2278350openalex-snapshot
Effectiveness of Leakage Power Analysis Attacks on DPA-Resistant Logic Styles Under Process Variations
inferred← citeshttps://doi.org/10.1109/tcsi.2020.3019921openalex-snapshot
Secure Path Balanced BDD-Based Pre-Charge Logic for Masking
inferred← citeshttps://doi.org/10.1109/tcsi.2026.3659934openalex-snapshot
Analysis of Shunt LDO With Physical Security to Power/EM Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/temc.2023.3345883openalex-snapshot
Triangular Pulse-Based IC Switching Current Model Using Multiple Regression Analysis for Fast Side-Channel Attack Prediction
inferred← citeshttps://doi.org/10.1109/tencon58879.2023.10322358openalex-snapshot
A Cost-Sensitive and Simple Masking Design for Side-Channels
inferred← citeshttps://doi.org/10.1109/tetc.2015.2407832openalex-snapshot
Cost-Effective Design Strategies for Securing Embedded Processors
inferred← citeshttps://doi.org/10.1109/tifs.2014.2383359openalex-snapshot
Key Updating for Leakage Resiliency With Application to AES Modes of Operation
inferred← citeshttps://doi.org/10.1109/tifs.2017.2697401openalex-snapshot
Stochastic Collision Attack
inferred← citeshttps://doi.org/10.1109/tns.2017.2789160openalex-snapshot
X-Ray and Proton Radiation Effects on 40 nm CMOS Physically Unclonable Function Devices
inferred← citeshttps://doi.org/10.1109/tvlsi.2018.2816914openalex-snapshot
Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2896377openalex-snapshot
Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2948141openalex-snapshot
Static Power Side-Channel Analysis—An Investigation of Measurement Factors
inferred← citeshttps://doi.org/10.1109/tvlsi.2020.2999593openalex-snapshot
Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET
inferred← citeshttps://doi.org/10.1109/tvlsi.2024.3374257openalex-snapshot
On the Resiliency of Protected Masked S-Boxes Against Template Attack in the Presence of Temperature and Aging Misalignments
inferred← citeshttps://doi.org/10.1142/s0218126620500978openalex-snapshot
Combinational Counters: A Low Overhead Approach to Address DPA Attacks
inferred← citeshttps://doi.org/10.1145/1403375.1403685openalex-snapshot
Power balanced gates insensitive to routing capacitance mismatch
inferred← citeshttps://doi.org/10.1145/1631716.1631724openalex-snapshot
Side channel analysis of AVR XMEGA crypto engine
inferred← citeshttps://doi.org/10.1145/1785481.1785587openalex-snapshot
Low-power side-channel attack-resistant asynchronous S-box design for AES cryptosystems
inferred← citeshttps://doi.org/10.1145/1878921.1878933openalex-snapshot
Implementing virtual secure circuit using a custom-instruction approach
inferred← citeshttps://doi.org/10.1145/1920261.1920293openalex-snapshot
SCA-resistant embedded processors
inferred← citeshttps://doi.org/10.1145/1973009.1973056openalex-snapshot
A countermeasure against power analysis attacks for FSR-based stream ciphers
inferred← citeshttps://doi.org/10.1145/3381857openalex-snapshot
Projection of Dual-Rail DPA Countermeasures in Future FinFET and Emerging TFET Technologies
inferred← citeshttps://doi.org/10.1145/3491219openalex-snapshot
Power-based Attacks on Spatial DNN Accelerators
inferred← citeshttps://doi.org/10.1145/3721294openalex-snapshot
CTScan: A CGRA-based Platform for the Emulation of Power Side-Channel Attacks on Edge CPUs
inferred← citeshttps://doi.org/10.1155/2013/802436openalex-snapshot
Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA
inferred← citeshttps://doi.org/10.14722/ndss.2021.23021openalex-snapshot
Screen Gleaning: A Screen Reading TEMPEST Attack on Mobile Devices Exploiting an Electromagnetic Side Channel
inferred← citeshttps://doi.org/10.1561/1000000006openalex-snapshot
Design Automation of Real-Life Asynchronous Devices and Systems
inferred← citeshttps://doi.org/10.15803/ijnc.14.2_108openalex-snapshot
A Light-weight Random Number Generation for Tamper-resistant AES Circuit
inferred← citeshttps://doi.org/10.1587/transcom.2018ebi0001openalex-snapshot
Introduction to Electromagnetic Information Security
inferred← citeshttps://doi.org/10.1587/transcom.2020ebp3015openalex-snapshot
Evaluation of Side-Channel Leakage Simulation by Using EMC Macro-Model of Cryptographic Devices
inferred← citeshttps://doi.org/10.1587/transfun.e93.a.2497openalex-snapshot
A Design Methodology for a DPA-Resistant Circuit with RSL Techniques
inferred← citeshttps://doi.org/10.1587/transinf.e93.d.2117openalex-snapshot
Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor
inferred← citeshttps://doi.org/10.21205/deufmd.2025277920openalex-snapshot
An Energy-efficient Parallel ASIC Implementation of Advanced Encryption Standard (AES) Algorithm Robust against Side-channel Attacks
inferred← citeshttps://doi.org/10.23919/date.2017.7927198openalex-snapshot
Static power side-channel analysis of a threshold implementation prototype chip
inferred← citeshttps://doi.org/10.23919/emcsapporo/apemc44270.2019.9320847openalex-snapshot
Experimental Identification of Relationship between Leakage Trace SNR and Correlation Coefficient in Differential Power Analysis
inferred← citeshttps://doi.org/10.26102/2310-6018/2018.23.4.034openalex-snapshot
TIMING ATTACKS ON INFORMATION IN UNTRUSTED ENVIRONMENTS
inferred← citeshttps://doi.org/10.31274/etd-180810-2225openalex-snapshot
RAKSHA:Reliable and Aggressive frameworK for System design using High-integrity Approaches
inferred← citeshttps://doi.org/10.3390/electronics14061114openalex-snapshot
An Energy Efficient and DPA Attack Resilient NCFET-Based S-Box Design for Secure and Lightweight SLIM Ciphers
inferred← citeshttps://doi.org/10.4028/www.scientific.net/aef.6-7.169openalex-snapshot
Insert Random Time-Delay Defense High Order Side-Channel Attack
inferred← citeshttps://doi.org/10.4028/www.scientific.net/aef.6-7.200openalex-snapshot
A Self-Healing Cryptosystem Design Prevent from Side-Channel Attack
inferred← citeshttps://doi.org/10.48084/etasr.11870openalex-snapshot
Design of an SLIM Cipher S-box with 8T-SRAM CiM for Energy-Efficient, Lightweight, and DPA Resistant Edge AI
inferred← citeshttps://doi.org/10.48550/arxiv.2104.08593openalex-snapshot
SoK: Design Tools for Side-Channel-Aware Implementations
inferred← citeshttps://doi.org/10.70675/62f1057dz5077z4c24z8b9cz9bf93e5c7d36openalex-snapshot
Evaluation d'injection de fautes Laser et conception de contre-mesures sur une architecture à faible consommation
inferred← citeshttps://doi.org/10.70675/b38fcc34z2bddz4b1cz953ez08661545dce7openalex-snapshot
Crypto-processor – architecture, programming and evaluation of the security
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.