On the public citation graph
A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs
0 signed · 92 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/1-4020-8147-2_10openalex-snapshot
Place and Route for Secure Standard Cell Design
inferredcites →https://doi.org/10.1007/3-540-44709-1_21openalex-snapshot
Electromagnetic Analysis: Concrete Results
inferredcites →https://doi.org/10.1007/3-540-45418-7_17openalex-snapshot
ElectroMagnetic Analysis (EMA): Measures and Counter-measures for Smart Cards
inferredcites →https://doi.org/10.1007/3-540-48405-1_26openalex-snapshot
Towards Sound Approaches to Counteract Power-Analysis Attacks
inferredcites →https://doi.org/10.1007/3-540-68697-5_9openalex-snapshot
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems
inferredcites →https://doi.org/10.1007/978-1-4419-5906-5_196openalex-snapshot
Differential Power Analysis
inferredcites →https://doi.org/10.1007/978-3-540-45238-6_11openalex-snapshot
Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
inferredcites →https://doi.org/10.1007/978-3-540-45238-6_12openalex-snapshot
Security Evaluation of Asynchronous Circuits
inferredcites →https://doi.org/10.1109/date.2004.1268856openalex-snapshot
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/eej.22342openalex-snapshot
Tamper Resistance Simulation on Algorithm Level Design
inferred← citeshttps://doi.org/10.1007/11545262_26openalex-snapshot
Prototype IC with WDDL and Differential Routing – DPA Resistance Assessment
inferred← citeshttps://doi.org/10.1007/11751595_6openalex-snapshot
Experiments and Hardware Countermeasures on Power Analysis Attacks
inferred← citeshttps://doi.org/10.1007/11847083_62openalex-snapshot
Formal Evaluation of the Robustness of Dual-Rail Logic Against DPA Attacks
inferred← citeshttps://doi.org/10.1007/11937807_6openalex-snapshot
Designing Power Analysis Resistant and High Performance Block Cipher Coprocessor Using WDDL and Wave-Pipelining
inferred← citeshttps://doi.org/10.1007/978-0-387-71817-0_10openalex-snapshot
FPGA and ASIC Implementations of AES
inferred← citeshttps://doi.org/10.1007/978-1-4614-4193-9_9openalex-snapshot
Low Cost C-Testable Finite Field Multiplier Architectures
inferred← citeshttps://doi.org/10.1007/978-3-540-74442-9_33openalex-snapshot
Analysis and Improvement of Dual Rail Logic as a Countermeasure Against DPA
inferred← citeshttps://doi.org/10.1007/978-3-642-33027-8_14openalex-snapshot
A Statistical Model for DPA with Novel Algorithmic Confusion Analysis
inferred← citeshttps://doi.org/10.1007/978-3-642-34931-7_8openalex-snapshot
Leakage Squeezing of Order Two
inferred← citeshttps://doi.org/10.1007/s10836-019-05816-wopenalex-snapshot
Hardware Trojan Detection Leveraging a Novel Golden Layout Model Towards Practical Applications
inferred← citeshttps://doi.org/10.1007/s13389-015-0107-0openalex-snapshot
A statistics-based success rate model for DPA and CPA
inferred← citeshttps://doi.org/10.1007/s13389-020-00233-8openalex-snapshot
Towards efficient and automated side-channel evaluations at design time
inferred← citeshttps://doi.org/10.1049/el.2014.1559openalex-snapshot
Power‐aware hiding method for S‐box protection
inferred← citeshttps://doi.org/10.1049/iet-cdt.2010.0042openalex-snapshot
Design and security evaluation of balanced 1-of- n circuits
inferred← citeshttps://doi.org/10.1049/iet-cdt.2014.0037openalex-snapshot
Design space extension for secure implementation of block ciphers
inferred← citeshttps://doi.org/10.1049/iet-cdt:20060121openalex-snapshot
Dynamic global security-aware synthesis using SystemC
inferred← citeshttps://doi.org/10.1109/asianhost47458.2019.9006705openalex-snapshot
CAD4EM-P: Security-Driven Placement Tools for Electromagnetic Side Channel Protection
inferred← citeshttps://doi.org/10.1109/ddecs.2017.7934555openalex-snapshot
Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins
inferred← citeshttps://doi.org/10.1109/dft.2008.61openalex-snapshot
Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis
inferred← citeshttps://doi.org/10.1109/dftvs.2005.58openalex-snapshot
Securing Scan Design Using Lock and Key Technique
inferred← citeshttps://doi.org/10.1109/hst.2008.4559037openalex-snapshot
Sensitivity analysis to hardware Trojans using power supply transient signals
inferred← citeshttps://doi.org/10.1109/hst.2010.5513113openalex-snapshot
ExCCel: Exploration of complementary cells for efficient DPA attack resistivity
inferred← citeshttps://doi.org/10.1109/ic3i44769.2018.9007281openalex-snapshot
Design And Analysis of 4-Bit Adder Using Delay-Insensitive Ternary Logic For Secure Hardware
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203769openalex-snapshot
Efficient simulation of EM side-channel attack resilience
inferred← citeshttps://doi.org/10.1109/iccad45719.2019.8942173openalex-snapshot
Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection
inferred← citeshttps://doi.org/10.1109/iceie.2010.5559885openalex-snapshot
Static timing analysis in Dual-Rail Precharge logic based DPA resistant circuit design
inferred← citeshttps://doi.org/10.1109/icicdt.2006.1669379openalex-snapshot
Evaluation of the robustness of dual rail logic against DPA
inferred← citeshttps://doi.org/10.1109/icsict.2012.6467785openalex-snapshot
Research on circuit level countermeasures for Differential Power Analysis attacks
inferred← citeshttps://doi.org/10.1109/iolts.2019.8854458openalex-snapshot
PASCAL: Timing SCA Resistant Design and Verification Flow
inferred← citeshttps://doi.org/10.1109/iscas.2016.7538894openalex-snapshot
A hardware security solution against scan-based attacks
inferred← citeshttps://doi.org/10.1109/itng.2013.101openalex-snapshot
Platform for Verification of Electromagnetic Analysis Attacks against Cryptographic Circuits
inferred← citeshttps://doi.org/10.1109/jetcas.2014.2315878openalex-snapshot
A Methodology for Optimized Design of Secure Differential Logic Gates for DPA Resistant Circuits
inferred← citeshttps://doi.org/10.1109/jetcas.2021.3077842openalex-snapshot
Automatic On-Chip Clock Network Optimization for Electromagnetic Side-Channel Protection
inferred← citeshttps://doi.org/10.1109/jiot.2018.2833206openalex-snapshot
Low Power Data Integrity in IoT Systems
inferred← citeshttps://doi.org/10.1109/latw.2016.7483361openalex-snapshot
Single Trojan injection model generation and detection
inferred← citeshttps://doi.org/10.1109/les.2012.2193115openalex-snapshot
HDRL: Homogeneous Dual-Rail Logic for DPA Attack Resistive Secure Circuit Design
inferred← citeshttps://doi.org/10.1109/mdt.2007.202openalex-snapshot
Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors
inferred← citeshttps://doi.org/10.1109/mwscas.2006.382001openalex-snapshot
Via-Programmable Structured ASIC Fabric Based on MCML Cells: Design Flow and Implementation
inferred← citeshttps://doi.org/10.1109/rme.2005.1543010openalex-snapshot
Towards a unified top-down design flow for fully differential logic blocks with improved speed and noise immunity
inferred← citeshttps://doi.org/10.1109/sai.2015.7237294openalex-snapshot
Power balanced circuits for leakage-power-attacks resilient design
inferred← citeshttps://doi.org/10.1109/smacd.2019.8795279openalex-snapshot
Mixed-Signal Hardware Security Using MixLock: Demonstration in an Audio Application
inferred← citeshttps://doi.org/10.1109/tcad.2005.855939openalex-snapshot
A digital design flow for secure integrated circuits
inferred← citeshttps://doi.org/10.1109/tcad.2020.3024938openalex-snapshot
Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection
inferred← citeshttps://doi.org/10.1109/tcsi.2024.3364160openalex-snapshot
Optimized and Automated Secure IC Design Flow: A Defense-in-Depth Approach
inferred← citeshttps://doi.org/10.1109/tdsc.2007.70215openalex-snapshot
Securing Designs against Scan-Based Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/tdsc.2007.70234openalex-snapshot
High-Level Side-Channel Attack Modeling and Simulation for Security-Critical Systems on Chips
inferred← citeshttps://doi.org/10.1109/tdsc.2009.1openalex-snapshot
Differential Power Analysis Attacks to Precharged Buses: A General Analysis for Symmetric-Key Cryptographic Algorithms
inferred← citeshttps://doi.org/10.1109/tetc.2020.2977735openalex-snapshot
Design and Analysis of Secure Emerging Crypto-Hardware Using HyperFET Devices
inferred← citeshttps://doi.org/10.1109/tifs.2023.3239184openalex-snapshot
EMSim: A Fast Layout Level Electromagnetic Emanation Simulation Framework for High Accuracy Pre-Silicon Verification
inferred← citeshttps://doi.org/10.1109/trustcom/bigdatase.2018.00206openalex-snapshot
A Power Analysis Attack Countermeasure Based on Random Execution
inferred← citeshttps://doi.org/10.1109/tvlsi.2009.2015327openalex-snapshot
A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits
inferred← citeshttps://doi.org/10.1109/tvlsi.2010.2064793openalex-snapshot
Security Evaluation of Balanced 1-of-$n$ Circuits
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2752212openalex-snapshot
Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It
inferred← citeshttps://doi.org/10.1109/vlsisoc.2006.313230openalex-snapshot
Security evaluation of dual rail logic against DPA attacks
inferred← citeshttps://doi.org/10.1109/vlsisoc.2006.313239openalex-snapshot
Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells
inferred← citeshttps://doi.org/10.1109/vlsisoc.2007.4402510openalex-snapshot
Improvement of dual rail logic as a countermeasure against DPA
inferred← citeshttps://doi.org/10.1109/vts.2006.7openalex-snapshot
A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks
inferred← citeshttps://doi.org/10.1109/vts.2007.29openalex-snapshot
Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance
inferred← citeshttps://doi.org/10.1117/12.784717openalex-snapshot
Analysis of simple current sources and sinks for differential current mode technology
inferred← citeshttps://doi.org/10.1137/120880343openalex-snapshot
Protecting Circuits from Computationally Bounded and Noisy Leakage
inferred← citeshttps://doi.org/10.1145/2501654.2501655openalex-snapshot
Architectures of flexible symmetric key crypto engines—a survey
inferred← citeshttps://doi.org/10.1145/2903150.2911707openalex-snapshot
Automated instantiation of side-channel attacks countermeasures for software cipher implementations
inferred← citeshttps://doi.org/10.1145/3381857openalex-snapshot
Projection of Dual-Rail DPA Countermeasures in Future FinFET and Emerging TFET Technologies
inferred← citeshttps://doi.org/10.1145/3589761openalex-snapshot
Reversible Database Watermarking Based on Order-preserving Encryption for Data Sharing
inferred← citeshttps://doi.org/10.1541/ieejeiss.131.1940openalex-snapshot
Tamper Resistance Simulation on Algorithm Level Design
inferred← citeshttps://doi.org/10.1587/transele.e96.c.1195openalex-snapshot
Data Convertors Design for Optimization of the DDPL Family
inferred← citeshttps://doi.org/10.1587/transinf.2019edp7308openalex-snapshot
A Power Analysis Attack Countermeasure Based on Random Data Path Execution For CGRA
inferred← citeshttps://doi.org/10.18260/1-2--29688openalex-snapshot
A Hardware Security Curriculum and its Use for Evaluation of Student Understanding of ECE Concepts
inferred← citeshttps://doi.org/10.23919/date.2017.7927159openalex-snapshot
Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow
inferred← citeshttps://doi.org/10.23919/date.2018.8342190openalex-snapshot
DFARPA: Differential fault attack resistant physical design automation
inferred← citeshttps://doi.org/10.23919/date.2019.8715043openalex-snapshot
MixLock: Securing Mixed-Signal Circuits via Logic Locking
inferred← citeshttps://doi.org/10.29007/mbf3openalex-snapshot
Towards Efficient and Automated Side Channel Evaluations at Design Time
inferred← citeshttps://doi.org/10.29292/jics.v16i2.501openalex-snapshot
Hardware Countermeasures against Power Analysis Attacks: a Survey from Past to Present
inferred← citeshttps://doi.org/10.3390/electronics13132551openalex-snapshot
Leakage Power Attack-Resilient Design: PMOS-Reading 9T SRAM Cell
inferred← citeshttps://doi.org/10.3390/jlpea11040043openalex-snapshot
Design and Validation of Low-Power Secure and Dependable Elliptic Curve Cryptosystem
inferred← citeshttps://doi.org/10.4018/jisp.2012070101openalex-snapshot
A Comparative Survey on Cryptology-Based Methodologies
inferred← citeshttps://doi.org/10.7916/d8n014pxopenalex-snapshot
Producing Trustworthy Hardware Using Untrusted Components, Personnel and Resources
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.