On the public citation graph
Allocation and Scheduling for MPSoCs via Decomposition and No-Good Generation
0 signed · 90 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-45578-7openalex-snapshot
Principles and practice of constraint programming - CP 2001 : 7th International Conference, CP 2001, Paphos, Cyprus, November 26-December 1, 2001 : proceedings
inferredcites →https://doi.org/10.1007/3-540-45578-7_1openalex-snapshot
Hybrid Benders Decomposition Algorithms in Constraint Logic Programming
inferredcites →https://doi.org/10.1007/3-540-45578-7_2openalex-snapshot
Branch-and-Check: A Hybrid Framework Integrating Mixed Integer Programming and Constraint Logic Programming
inferredcites →https://doi.org/10.1007/978-1-4419-8917-8openalex-snapshot
Constraint and Integer Programming
inferredcites →https://doi.org/10.1007/978-3-540-30201-8_14openalex-snapshot
Decomposition and Learning for a Hard Real Time Task Allocation Problem
inferredcites →https://doi.org/10.1007/978-3-540-30201-8_24openalex-snapshot
A Hybrid Method for Planning and Scheduling
inferredcites →https://doi.org/10.1007/b100482openalex-snapshot
Principles and Practice of Constraint Programming – CP 2004
inferredcites →https://doi.org/10.1007/bf01386316openalex-snapshot
Partitioning procedures for solving mixed-variables programming problems
inferredcites →https://doi.org/10.1007/s10107-003-0375-9openalex-snapshot
Logic-based Benders decomposition
inferredcites →https://doi.org/10.1007/s10287-004-0020-yopenalex-snapshot
Partitioning procedures for solving mixed-variables programming problems
inferredcites →https://doi.org/10.1016/0743-7315(92)90017-hopenalex-snapshot
SOS: Synthesis of application-specific heterogeneous multiprocessor systems
inferredcites →https://doi.org/10.1016/s0898-1221(96)90049-8openalex-snapshot
Principles and practice of constraint programming: The Newport papers
inferredcites →https://doi.org/10.1023/a:1008857008151openalex-snapshot
System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search
inferredcites →https://doi.org/10.1109/43.277628openalex-snapshot
Functional synthesis of digital systems with TASS
inferredcites →https://doi.org/10.1109/date.1998.655847openalex-snapshot
Scheduling of conditional process graphs for the synthesis of embedded systems
inferredcites →https://doi.org/10.1109/emwrts.1997.613773openalex-snapshot
Static scheduling of pipelined periodic tasks in distributed real-time systems
inferredcites →https://doi.org/10.1109/eurdac.1996.558204openalex-snapshot
MILP based task mapping for heterogeneous multiprocessor systems
inferredcites →https://doi.org/10.1109/hsc.1997.584596openalex-snapshot
Architecture synthesis and partitioning of real-time systems: a comparison of three heuristic search strategies
inferredcites →https://doi.org/10.1109/ipdps.2004.1303080openalex-snapshot
Synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints
inferredcites →https://doi.org/10.1109/isss.1997.621683openalex-snapshot
A scheduling and pipelining algorithm for hardware/software systems
inferredcites →https://doi.org/10.1109/mcc.1999.766975openalex-snapshot
Parallel Computer Architecture: A Hardware/Software Approach
inferredcites →https://doi.org/10.1109/rttas.2003.1203050openalex-snapshot
Improving scalability of task allocation and scheduling in large distributed real-time systems using shared buffers
inferredcites →https://doi.org/10.1109/tvlsi.2002.1043323openalex-snapshot
Hardware-software partitioning and pipelined scheduling of transformative applications
inferredcites →https://doi.org/10.1145/288548.289066openalex-snapshot
Hardware/software co-synthesis with memory hierarchies
inferredcites →https://doi.org/10.1145/371636.371706openalex-snapshot
A constructive algorithm for memory-aware task assignment and scheduling
inferredcites →https://doi.org/10.1145/500001.500006openalex-snapshot
An optimal memory allocation for application-specific multiprocessor system-on-chip
inferredcites →https://doi.org/10.1145/996566.996753openalex-snapshot
The future of multiprocessor systems-on-chips
inferredcites →https://doi.org/10.1287/ijoc.13.4.258.9733openalex-snapshot
Algorithms for Hybrid MILP/CP Models for a Class of Optimization Problems
inferredcites →https://doi.org/10.1287/opre.1060.0371openalex-snapshot
Planning and Scheduling by Logic-Based Benders Decomposition
inferredcites →https://doi.org/10.5555/261693.261922openalex-snapshot
A scheduling and pipelining algorithm for hardware/software systems
inferredcites →https://doi.org/10.5555/367072.367835openalex-snapshot
Allocation and scheduling of conditional task graph in hardware/software co-synthesis
inferredcites →https://doi.org/10.5555/368058.368119openalex-snapshot
Scheduling of conditional process graphs for the synthesis of embedded systems
inferredcites →https://doi.org/10.5555/524431.857932openalex-snapshot
System-level synthesis of application specific systems using A* search and generalized force-directed heuristics
inferredcites →https://doi.org/10.5555/792768.793500openalex-snapshot
Architecture synthesis and partitioning of real-time systems: a comparison of three heuristic search strategies
inferredcites →https://doi.org/10.5860/choice.32-0950openalex-snapshot
Synthesis and optimization of digital circuits
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/11564751openalex-snapshot
Principles and Practice of Constraint Programming - CP 2005
inferred← citeshttps://doi.org/10.1007/11757375_6openalex-snapshot
Allocation, Scheduling and Voltage Scaling on Energy Aware MPSoCs
inferred← citeshttps://doi.org/10.1007/11889205_23openalex-snapshot
Stochastic Allocation and Scheduling for Conditional Task Graphs in MPSoCs
inferred← citeshttps://doi.org/10.1007/978-1-4419-6345-1_23openalex-snapshot
Software Compilation Techniques for MPSoCs
inferred← citeshttps://doi.org/10.1007/978-1-4614-6859-2_37openalex-snapshot
Software Compilation Techniques for MPSoCs
inferred← citeshttps://doi.org/10.1007/978-3-030-22788-3_1openalex-snapshot
Logic-Based Benders Decomposition for Large-Scale Optimization
inferred← citeshttps://doi.org/10.1007/978-3-319-33954-2_14openalex-snapshot
Scheduling Home Hospice Care with Logic-Based Benders Decomposition
inferred← citeshttps://doi.org/10.1007/978-3-319-91734-4_28openalex-snapshot
Software Compilation Techniques for Heterogeneous Embedded Multi-Core Systems
inferred← citeshttps://doi.org/10.1007/978-3-540-68155-7_6openalex-snapshot
Multi-stage Benders Decomposition for Optimizing Multicore Architectures
inferred← citeshttps://doi.org/10.1007/978-3-540-74970-7_34openalex-snapshot
Scheduling Conditional Task Graphs
inferred← citeshttps://doi.org/10.1007/978-3-540-85958-1_2openalex-snapshot
A Constraint Programming Approach for Allocation and Scheduling on the CELL Broadband Engine
inferred← citeshttps://doi.org/10.1007/978-3-540-92990-1_20openalex-snapshot
A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip
inferred← citeshttps://doi.org/10.1007/978-3-642-03226-4_10openalex-snapshot
An Overview of AI Research in Italy
inferred← citeshttps://doi.org/10.1007/978-3-642-38171-3_22openalex-snapshot
Mixed Integer Programming vs. Logic-Based Benders Decomposition for Planning and Scheduling
inferred← citeshttps://doi.org/10.1007/s00607-013-0359-4openalex-snapshot
Using constraint programming for the design of network-on-chip architectures
inferred← citeshttps://doi.org/10.1007/s10479-010-0718-xopenalex-snapshot
Optimal resource allocation and scheduling for the CELL BE platform
inferred← citeshttps://doi.org/10.1007/s10479-011-1031-zopenalex-snapshot
Single-facility scheduling by logic-based Benders decomposition
inferred← citeshttps://doi.org/10.1007/s10601-011-9115-6openalex-snapshot
Optimal methods for resource allocation and scheduling: a cross-disciplinary survey
inferred← citeshttps://doi.org/10.1007/s10601-012-9118-yopenalex-snapshot
Improvements of constraint programming and hybrid methods for scheduling of tests on vehicle prototypes
inferred← citeshttps://doi.org/10.1007/s10601-017-9280-3openalex-snapshot
Constraint programming and operations research
inferred← citeshttps://doi.org/10.1007/s10951-010-0184-yopenalex-snapshot
Stochastic allocation and scheduling for conditional task graphs in multi-processor systems-on-chip
inferred← citeshttps://doi.org/10.1017/s0269888916000254openalex-snapshot
Logic-based Benders decomposition for planning and scheduling: a computational analysis
inferred← citeshttps://doi.org/10.1109/aspdac.2011.5722178openalex-snapshot
Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graph
inferred← citeshttps://doi.org/10.1109/date.2007.364567openalex-snapshot
A Decomposition-based Constraint Optimization Approach for Statically Scheduling Task Graphs with Communication Delays to Multiprocessors
inferred← citeshttps://doi.org/10.1109/date.2009.5090635openalex-snapshot
Pipelined data parallel task mapping/scheduling technique for MPSoC
inferred← citeshttps://doi.org/10.1109/date.2009.5090773openalex-snapshot
Robust non-preemptive hard real-time scheduling for clustered multicore platforms
inferred← citeshttps://doi.org/10.1109/dcas.2015.7356603openalex-snapshot
A genetic algorithm based approach to pipelined memory-aware scheduling on an MPSoC
inferred← citeshttps://doi.org/10.1109/dsd.2008.112openalex-snapshot
Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor
inferred← citeshttps://doi.org/10.1109/eit.2016.7535317openalex-snapshot
Energy efficient scheduling for a stream of applications on an MPSoC under throughput constraints
inferred← citeshttps://doi.org/10.1109/estimedia.2011.6088529openalex-snapshot
Resource minimized static mapping and dynamic scheduling of SDF graphs
inferred← citeshttps://doi.org/10.1109/fccm.2007.15openalex-snapshot
A Novel Technique to Create Energy-Efficient Contexts for Reconfigurable Logic
inferred← citeshttps://doi.org/10.1109/fccm.2007.9openalex-snapshot
Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources
inferred← citeshttps://doi.org/10.1109/issoc.2006.321997openalex-snapshot
A Cooperative, Accurate Solving Framework for Optimal Allocation, Scheduling and Frequency Selection on Energy-Efficient MPSoCs
inferred← citeshttps://doi.org/10.1109/pdp.2013.78openalex-snapshot
CPNoC: On Using Constraint Programming in Design of Network-on-Chip Architecture
inferred← citeshttps://doi.org/10.1109/sies.2011.5953650openalex-snapshot
Multi-criteria optimization for mapping programs to multi-processors
inferred← citeshttps://doi.org/10.1109/tase.2023.3336890openalex-snapshot
Optimal Arrangement and Rearrangement of Objects on Shelves to Minimize Robot Retrieval Cost
inferred← citeshttps://doi.org/10.1109/tc.2011.203openalex-snapshot
Robust Scheduling of Task Graphs under Execution Time Uncertainty
inferred← citeshttps://doi.org/10.1109/tcad.2009.2013536openalex-snapshot
Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms
inferred← citeshttps://doi.org/10.1109/tcad.2010.2061552openalex-snapshot
An MILP-Based Performance Analysis Technique for Non-Preemptive Multitasking MPSoC
inferred← citeshttps://doi.org/10.1145/1176760.1176809openalex-snapshot
Integrated scratchpad memory optimization and task scheduling for MPSoC architectures
inferred← citeshttps://doi.org/10.1145/1289927.1289940openalex-snapshot
Communication-aware stochastic allocation and scheduling framework for conditional task graphs in multi-processor systems-on-chip
inferred← citeshttps://doi.org/10.1287/ijoc.2015.0666openalex-snapshot
Decomposition Methods for the Parallel Machine Scheduling Problem with Setups
inferred← citeshttps://doi.org/10.17877/de290r-15874openalex-snapshot
Scheduling of tests on vehicle prototypes
inferred← citeshttps://doi.org/10.3390/math9151730openalex-snapshot
A Bender’s Algorithm of Decomposition Used for the Parallel Machine Problem of Robotic Cell
inferred← citeshttps://doi.org/10.5555/1266366.1266381openalex-snapshot
A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors
inferred← citeshttps://doi.org/10.5555/1874620.1874638openalex-snapshot
Pipelined data parallel task mapping/scheduling technique for MPSoC
inferred← citeshttps://doi.org/10.5555/1874620.1874818openalex-snapshot
Robust non-preemptive hard real-time scheduling for clustered multicore platforms
inferred← citeshttps://doi.org/10.5555/1950815.1950860openalex-snapshot
Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graph
inferred← citeshttps://doi.org/10.6092/unibo/amsdottorato/2961openalex-snapshot
Hybrid Methods for Resource Allocation and Scheduling Problems in Deterministic and Stochastic Environments
inferred← citeshttps://doi.org/10.6092/unibo/amsdottorato/396openalex-snapshot
Structural analysis of combinatorial optimization problem characteristics and their resolution using hybrid approaches
inferred← citeshttps://doi.org/10.70675/c114e648z6977z4245zb479z268c4e1a7a8copenalex-snapshot
Techniques de décisions hiérarchiques pour l’allocation et l’ordonnancement de tâches
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.