On the public citation graph
Pipelined processors and worst case execution times
0 signed · 103 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-1-4615-4032-8openalex-snapshot
Constructing Predictable Real Time Systems
inferredcites →https://doi.org/10.1007/bf00571421openalex-snapshot
Calculating the maximum execution time of real-time programs
inferredcites →https://doi.org/10.1007/bf01088696openalex-snapshot
Predicting program execution times by analyzing static and dynamic program paths
inferredcites →https://doi.org/10.1016/0166-5316(82)90024-4openalex-snapshot
On the complexity of fixed-priority scheduling of periodic, real-time tasks
inferredcites →https://doi.org/10.1016/b978-155860702-6/50016-8openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1016/s1474-6670(17)51283-5openalex-snapshot
Hard Real-Time Scheduling: The Deadline-Monotonic Approach
inferredcites →https://doi.org/10.1049/sej.1991.0015openalex-snapshot
Scheduling hard real-time systems: a review
inferredcites →https://doi.org/10.1109/12.57058openalex-snapshot
Priority inheritance protocols: an approach to real-time synchronization
inferredcites →https://doi.org/10.1109/32.29487openalex-snapshot
Reasoning about time in higher-level language software
inferredcites →https://doi.org/10.1109/32.83911openalex-snapshot
Analyzing hard-real-time programs for guaranteed schedulability
inferredcites →https://doi.org/10.1109/emwrt.1989.43442openalex-snapshot
A priori execution time analysis for parallel processes
inferredcites →https://doi.org/10.1109/emwrt.1990.128214openalex-snapshot
Proceedings. EUROMICRO '90 Workshop on Real Time
inferredcites →https://doi.org/10.1109/real.1989openalex-snapshot
[1989] Proceedings. Real-Time Systems Symposium
inferredcites →https://doi.org/10.1109/real.1989.63574openalex-snapshot
SMART (strategic memory allocation for real-time) cache design
inferredcites →https://doi.org/10.1109/real.1990.128731openalex-snapshot
Experiments with a program timing tool based on source-level timing schema
inferredcites →https://doi.org/10.1109/real.1990.128764openalex-snapshot
SMART (strategic memory allocation for real-time) cache design using the MIPS R3000
inferredcites →https://doi.org/10.1109/real.1991.160358openalex-snapshot
Program representation and translation for predictable real-time systems
inferredcites →https://doi.org/10.1145/321679.321683openalex-snapshot
Analysis of Graphs by Ordering of Nodes
inferredcites →https://doi.org/10.1145/321738.321743openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1145/73141.74845openalex-snapshot
Determining average program execution times and their variance
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/3-540-45245-1_12openalex-snapshot
Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems
inferred← citeshttps://doi.org/10.1007/3-540-45591-4_95openalex-snapshot
Are COTS suitable for building distributed fault-tolerant hard real-time systems?
inferred← citeshttps://doi.org/10.1007/978-3-319-63121-9_14openalex-snapshot
Firm Deadline Checking of Safety-Critical Java Applications with Statistical Model Checking
inferred← citeshttps://doi.org/10.1007/978-3-540-74964-6_1openalex-snapshot
Delivering Real-Time Behaviour
inferred← citeshttps://doi.org/10.1007/bf00365316openalex-snapshot
Combining static worst-case timing analysis and program proof
inferred← citeshttps://doi.org/10.1007/bf01094342openalex-snapshot
Fixed priority pre-emptive scheduling: An historical perspective
inferred← citeshttps://doi.org/10.1007/bfb0002887openalex-snapshot
Cinderella: A retargetable environment for performance analysis of real-time software
inferred← citeshttps://doi.org/10.1007/bfb0054997openalex-snapshot
Implementing and using execution time clocks in Ada hard real-time applications
inferred← citeshttps://doi.org/10.1007/s00165-006-0021-4openalex-snapshot
An engineering process for the verification of real-time systems
inferred← citeshttps://doi.org/10.1007/s11241-005-2744-3openalex-snapshot
Feedback EDF Scheduling of Real-Time Tasks Exploiting Dynamic Voltage Scaling
inferred← citeshttps://doi.org/10.1007/s11241-006-9205-5openalex-snapshot
Modeling out-of-order processors for WCET analysis
inferred← citeshttps://doi.org/10.1007/s11241-008-9056-3openalex-snapshot
Delay composition in preemptive and non-preemptive real-time pipelines
inferred← citeshttps://doi.org/10.1016/s0967-0661(97)10050-8openalex-snapshot
Worst-case execution-time analysis at low cost
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)36731-9openalex-snapshot
Integrating WCET Analysis into a Matlab/Simulink Simulation Model 1 2 3
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)41388-7openalex-snapshot
Design of HRT Systems and Their Implementation in C *
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)42661-9openalex-snapshot
Worst-Case Execution Time Analysis at Low Cost
inferred← citeshttps://doi.org/10.1023/a:1008101416758openalex-snapshot
WCET Analysis of Superscalar Processors Using Simulation With Coloured Petri Nets
inferred← citeshttps://doi.org/10.1023/a:1008119029962openalex-snapshot
Guest Editorial: A Review of Worst-Case Execution-Time Analysis
inferred← citeshttps://doi.org/10.1023/a:1008145215849openalex-snapshot
Timing Analysis for Instruction Caches
inferred← citeshttps://doi.org/10.1023/a:1008149332687openalex-snapshot
Worst Case Execution Time Analysis for a Processor with Branch Prediction
inferred← citeshttps://doi.org/10.1023/a:1008186323068openalex-snapshot
Efficient and Precise Cache Behavior Prediction for Real-Time Systems
inferred← citeshttps://doi.org/10.1023/a:1008190423977openalex-snapshot
Timing Analysis for Data and Wrap-Around Fill Caches
inferred← citeshttps://doi.org/10.1023/b:time.0000048933.15922.f9openalex-snapshot
Modeling Control Speculation for Timing Analysis
inferred← citeshttps://doi.org/10.1049/sej.1994.0036openalex-snapshot
Real-time safety-critical systems: analysis and synthesis
inferred← citeshttps://doi.org/10.1109/32.387469openalex-snapshot
Compiling real-time programs with timing constraint refinement and structural code motion
inferred← citeshttps://doi.org/10.1109/32.392980openalex-snapshot
An accurate worst case timing analysis for RISC processors
inferred← citeshttps://doi.org/10.1109/aspdac.2004.1337530openalex-snapshot
Fast, predictable and low energy memory references through architecture-aware compilation
inferred← citeshttps://doi.org/10.1109/dac.1997.597134openalex-snapshot
Static Timing Analysis Of Embedded Software
inferred← citeshttps://doi.org/10.1109/dasc.2011.6096128openalex-snapshot
A design approach for predictable and efficient multi-core processor for avionics
inferred← citeshttps://doi.org/10.1109/dasc.2012.6382403openalex-snapshot
Mastering the behavior of multi-core systems to match avionics requirements
inferred← citeshttps://doi.org/10.1109/ecrts.2005.33openalex-snapshot
A WCET-Oriented Static Branch Prediction Scheme for Real Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2007.80openalex-snapshot
A Delay Composition Theorem for Real-Time Pipelines
inferred← citeshttps://doi.org/10.1109/emrts.2000.853996openalex-snapshot
Predicting computation time for advanced processor architectures
inferred← citeshttps://doi.org/10.1109/emrts.2001.934029openalex-snapshot
Worst-case execution time analysis of the RTEMS real-time operating system
inferred← citeshttps://doi.org/10.1109/emwrts.1997.613765openalex-snapshot
Generalizing timing predictions to set-associative caches
inferred← citeshttps://doi.org/10.1109/emwrts.1998.685077openalex-snapshot
A tool for high-level language analysis of worst-case execution times
inferred← citeshttps://doi.org/10.1109/icpads.1996.517590openalex-snapshot
Allowing cycle-stealing direct memory access I/O concurrent with hard-real-time programs
inferred← citeshttps://doi.org/10.1109/ipdps.2003.1213430openalex-snapshot
Reasoning about deadlines in concurrent real-time programs
inferred← citeshttps://doi.org/10.1109/isca.2003.1207013openalex-snapshot
Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems
inferred← citeshttps://doi.org/10.1109/isie.2001.931609openalex-snapshot
A machine independent WCET predictor for microcontrollers and DSPs [worst case execution time]
inferred← citeshttps://doi.org/10.1109/jproc.2003.814617openalex-snapshot
System-level power-aware design techniques in real-time systems
inferred← citeshttps://doi.org/10.1109/pacrim.1997.620419openalex-snapshot
Worst case timing analysis for real-time programs
inferred← citeshttps://doi.org/10.1109/real.1993.393495openalex-snapshot
Semantics-based compiler transformations for enhanced schedulability
inferred← citeshttps://doi.org/10.1109/real.1994.342726openalex-snapshot
An accurate worst case timing analysis technique for RISC processors
inferred← citeshttps://doi.org/10.1109/real.1998.739765openalex-snapshot
A worst case timing analysis technique for multiple-issue machines
inferred← citeshttps://doi.org/10.1109/real.2001.990614openalex-snapshot
Statistical analysis of WCET for scheduling
inferred← citeshttps://doi.org/10.1109/real.2003.1253266openalex-snapshot
Experimental evaluation of code properties for WCET analysis
inferred← citeshttps://doi.org/10.1109/real.2004.19openalex-snapshot
Enforcing Safety of Real-Time Schedules on Contemporary Processors Using a Virtual Simple Architecture (VISA)
inferred← citeshttps://doi.org/10.1109/real.2004.33openalex-snapshot
Modeling Out-of-Order Processors for Software Timing Analysis
inferred← citeshttps://doi.org/10.1109/rtas.2006.29openalex-snapshot
METERG: Measurement-Based End-to-End Performance Estimation Technique in QoS-Capable Multiprocessors
inferred← citeshttps://doi.org/10.1109/rtcsa.2011.56openalex-snapshot
Predictability and Efficiency in Contemporary Hard RTOS for Multiprocessor Systems
inferred← citeshttps://doi.org/10.1109/rtoss.1994.292560openalex-snapshot
Issues of advanced architectural features in the design of a timing tool
inferred← citeshttps://doi.org/10.1109/tc.2010.109openalex-snapshot
Time-Predictable Out-of-Order Execution for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/wpdrts.1995.470500openalex-snapshot
Predictability of program execution times on superscalar pipelined architectures
inferred← citeshttps://doi.org/10.1145/216633.216650openalex-snapshot
Worst-case execution time analysis on modern processors
inferred← citeshttps://doi.org/10.1145/216636.216650openalex-snapshot
Worst-case execution time analysis on modern processors
inferred← citeshttps://doi.org/10.1145/256167.256394openalex-snapshot
Slicing real-time programs for enhanced schedulability
inferred← citeshttps://doi.org/10.1145/266021.266052openalex-snapshot
Static timing analysis of embedded software
inferred← citeshttps://doi.org/10.1145/381766.381770openalex-snapshot
Towards integrated safety analysis and design
inferred← citeshttps://doi.org/10.1145/513829.513865openalex-snapshot
Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints
inferred← citeshttps://doi.org/10.1145/566225.513865openalex-snapshot
Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints
inferred← citeshttps://doi.org/10.1145/859618.859659openalex-snapshot
Virtual simple architecture (VISA)
inferred← citeshttps://doi.org/10.1145/871656.859659openalex-snapshot
Virtual simple architecture (VISA)
inferred← citeshttps://doi.org/10.1145/997163.997183openalex-snapshot
Compositional static instruction cache simulation
inferred← citeshttps://doi.org/10.1145/998300.997183openalex-snapshot
Compositional static instruction cache simulation
inferred← citeshttps://doi.org/10.1155/2009/239679openalex-snapshot
Challenges on Complexity and Connectivity in Embedded Systems
inferred← citeshttps://doi.org/10.1155/2009/758480openalex-snapshot
Time-Predictable Computer Architecture
inferred← citeshttps://doi.org/10.1184/r1/6584411openalex-snapshot
Statistical-Based WCET Estimation and Validation
inferred← citeshttps://doi.org/10.12694/scpe.v4i2.240openalex-snapshot
The Estimation of the WCET in Super-Scalar Real-Time System
inferred← citeshttps://doi.org/10.15488/7253openalex-snapshot
Interaction-aware analysis and optimization of real-time application and operating system
inferred← citeshttps://doi.org/10.17863/cam.62826openalex-snapshot
A SIMD architecture for hard real-time systems
inferred← citeshttps://doi.org/10.22028/d291-25778openalex-snapshot
Control flow graphs for real-time systems analysis: reconstruction from binary executables and usage in ILP-based path analysis
inferred← citeshttps://doi.org/10.25560/5589openalex-snapshot
Indexed dependence metadata and its applications in software performance optimisation
inferred← citeshttps://doi.org/10.3929/ethz-a-004937456openalex-snapshot
Approximating the worst-case execution of soft real-time applications
inferred← citeshttps://doi.org/10.3929/ethz-b-000158503openalex-snapshot
Instruction Duration Estimation by Partial Trace Evaluation
inferred← citeshttps://doi.org/10.4995/thesis/10251/55328openalex-snapshot
Utilización de memorias cache con bloqueo en sistemas de tiempo real.
inferred← citeshttps://doi.org/10.5555/1015090.1015094openalex-snapshot
Fast, predictable and low energy memory references through architecture-aware compilation
inferred← citeshttps://doi.org/10.70675/3aae1dacz8e78z4548zb112z283138654eb5openalex-snapshot
Efficient tree-based symbolic WCET computation
inferred← citeshttps://doi.org/10.70675/7fc6dd90z37a9z4d85z96b2z173edc6efe2fopenalex-snapshot
Calcul du pire temps d'exécution : méthode formelle s'adaptant à la sophistication croissante des architectures matérielles
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.