On the public citation graph

Instruction level power analysis and optimization of software

https://doi.org/10.1007/bf01130407
0 signed · 382 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/54.329447openalex-snapshot
PowerPC 603, a microprocessor for portable computers
inferredcites →https://doi.org/10.1109/92.335011openalex-snapshot
Precomputation-based sequential logic optimization for low power
inferredcites →https://doi.org/10.1109/92.335012openalex-snapshot
Power analysis of embedded software: a first step towards software power minimization
inferredcites →https://doi.org/10.1109/cmpcon.1994.282878openalex-snapshot
Low power architecture design and compilation techniques for high-performance processors
inferredcites →https://doi.org/10.1109/edac.1993.386449openalex-snapshot
Power estimation for high level synthesis
inferredcites →https://doi.org/10.1109/iccad.1995.480145openalex-snapshot
Memory bank and register allocation in software synthesis for ASIPs
inferredcites →https://doi.org/10.1109/isss.1995.520621openalex-snapshot
Power analysis and low-power scheduling techniques for embedded DSP software
inferredcites →https://doi.org/10.1109/lpe.1994.573194openalex-snapshot
Power-conscious software design-a framework for modeling software on hardware
inferredcites →https://doi.org/10.1109/lpe.1994.573195openalex-snapshot
Compilation techniques for low energy: an overview
inferredcites →https://doi.org/10.1109/lpe.1994.573197openalex-snapshot
Power and performance simulator: ESP and its application for 100 MIPS/W class RISC design
inferredcites →https://doi.org/10.1109/lpe.1995.482449openalex-snapshot
A memory allocation technique for low-energy embedded DSP software
inferredcites →https://doi.org/10.1145/122616.122621openalex-snapshot
A retargetable compiler for ANSI C
inferredcites →https://doi.org/10.1145/224081.224086openalex-snapshot
Transformation and synthesis of FSMs for low-power gated-clock implementation
inferredcites →https://doi.org/10.1145/224081.224091openalex-snapshot
Transforming set data types to power optimal data structures
inferredcites →https://doi.org/10.1145/224081.224095openalex-snapshot
Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers
inferredcites →https://doi.org/10.1145/224081.224098openalex-snapshot
Activity-sensitive architectural power analysis for the control path
inferredcites →https://doi.org/10.1145/224081.224100openalex-snapshot
The design and implementation of PowerMill
inferredcites →https://doi.org/10.1145/224081.224120openalex-snapshot
Guarded evaluation
inferredcites →https://doi.org/10.1145/224486.224525openalex-snapshot
Power analysis and low-power scheduling techniques for embedded DSP software
inferredcites →https://doi.org/10.1145/74382.74412openalex-snapshot
IRSIM: an incremental MOS switch-level simulator
inferredcites →https://doi.org/10.1155/1998/89432openalex-snapshot
Power Analysis of a 32‐bit Embedded Microcontroller
inferredcites →https://doi.org/10.5555/224841.225070openalex-snapshot
Memory bank and register allocation in software synthesis for ASIPs

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/0470845902.ch17openalex-snapshot
The Pleiades Architecture
inferred← citeshttps://doi.org/10.1002/047134608x.w6948openalex-snapshot
Software Performance Evaluation
inferred← citeshttps://doi.org/10.1002/cpe.3299openalex-snapshot
An architecture‐level graphics processing unit energy model
inferred← citeshttps://doi.org/10.1002/smr.1915openalex-snapshot
Database engines: Evolution of greenness
inferred← citeshttps://doi.org/10.1007/0-306-48139-1_16openalex-snapshot
Energy-Efficient System-Level Design
inferred← citeshttps://doi.org/10.1007/0-306-48709-8_34openalex-snapshot
Software Architectural Transformations
inferred← citeshttps://doi.org/10.1007/0-387-26104-4_4openalex-snapshot
Design Flow for Reconfigurable Systems-on-Chip
inferred← citeshttps://doi.org/10.1007/1-4020-4822-xopenalex-snapshot
Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation
inferred← citeshttps://doi.org/10.1007/11545262_6openalex-snapshot
Energy-Efficient Software Implementation of Long Integer Modular Arithmetic
inferred← citeshttps://doi.org/10.1007/11796435_23openalex-snapshot
Hybrid Functional and Instruction Level Power Modeling for Embedded Processors
inferred← citeshttps://doi.org/10.1007/3-540-35767-x_5openalex-snapshot
Instruction Balance and Its Relation to Program Energy Consumption
inferred← citeshttps://doi.org/10.1007/3-540-35767-x_8openalex-snapshot
A Compilation Framework for Power and Energy Management on Mobile Computers
inferred← citeshttps://doi.org/10.1007/3-540-44467-x_30openalex-snapshot
Energy-Aware Instruction Scheduling
inferred← citeshttps://doi.org/10.1007/3-540-44572-2_6openalex-snapshot
Compiler-Directed Dynamic Frequency and Voltage Scheduling
inferred← citeshttps://doi.org/10.1007/3-540-44989-2_86openalex-snapshot
Low Power Digital Neuron for SOM Implementations
inferred← citeshttps://doi.org/10.1007/3-540-45716-x_32openalex-snapshot
Performance and Power Comparative Study of Discrete Wavelet Transform on Programmable Processors
inferred← citeshttps://doi.org/10.1007/3-540-45716-x_8openalex-snapshot
Instrumentation Set-up for Instruction Level Power Modeling
inferred← citeshttps://doi.org/10.1007/3-540-48046-3_5openalex-snapshot
Evaluating Performance and Power of Object-Oriented Vs. Procedural Programming in Embedded Processors
inferred← citeshttps://doi.org/10.1007/3-540-48311-x_94openalex-snapshot
Interaction Between Data Parallel Compilation and Data Transfer and Storage Cost Minimization for Multimedia Applications
inferred← citeshttps://doi.org/10.1007/978-1-4020-5869-1_13openalex-snapshot
Compilation Techniques for Power, Energy, and Thermal Management
inferred← citeshttps://doi.org/10.1007/978-1-4020-7884-2_3openalex-snapshot
Energy Efficient Design of Wireless Sensor Nodes
inferred← citeshttps://doi.org/10.1007/978-1-4419-6460-1openalex-snapshot
Multiprocessor System-on-Chip
inferred← citeshttps://doi.org/10.1007/978-1-4419-6460-1_8openalex-snapshot
Power‐Aware Multicore SoC and NoC Design
inferred← citeshttps://doi.org/10.1007/978-1-4615-0292-0_11openalex-snapshot
Power Analysis of Embedded Software: First Step Towards Software Power Minimization
inferred← citeshttps://doi.org/10.1007/978-1-4615-0875-5_3openalex-snapshot
Microprocessor System Architecture
inferred← citeshttps://doi.org/10.1007/978-1-4615-1613-2_8openalex-snapshot
Characterization of Memory Energy Behavior
inferred← citeshttps://doi.org/10.1007/978-1-4615-5685-5_15openalex-snapshot
Software Design for Low Power
inferred← citeshttps://doi.org/10.1007/978-1-4757-4474-3_3openalex-snapshot
Complexity Analysis Methodology
inferred← citeshttps://doi.org/10.1007/978-1-4757-6217-4_10openalex-snapshot
Compiler Optimizations for Low Power Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-01875-7openalex-snapshot
Power Estimation on Electronic System Level using Linear Power Models
inferred← citeshttps://doi.org/10.1007/978-3-030-43494-6_4openalex-snapshot
A Framework for Speculative Job Scheduling on Mobile Cloud Resources
inferred← citeshttps://doi.org/10.1007/978-3-319-03859-9_10openalex-snapshot
POIGEM: A Programming-Oriented Instruction Level GPU Energy Model for CUDA Program
inferred← citeshttps://doi.org/10.1007/978-3-540-27776-7_18openalex-snapshot
High-Level Energy Estimation for ARM-Based SOCs
inferred← citeshttps://doi.org/10.1007/978-3-540-39762-5_34openalex-snapshot
Instruction Level Energy Modeling for Pipelined Processors
inferred← citeshttps://doi.org/10.1007/978-3-540-74442-9_2openalex-snapshot
Fast and Accurate Embedded Systems Energy Characterization Using Non-intrusive Measurements
inferred← citeshttps://doi.org/10.1007/978-3-540-74442-9_26openalex-snapshot
Automated Instruction Set Characterization and Power Profile Driven Software Optimization for Mobile Devices
inferred← citeshttps://doi.org/10.1007/978-3-540-74442-9_29openalex-snapshot
XEEMU: An Improved XScale Power Simulator
inferred← citeshttps://doi.org/10.1007/978-3-540-77090-9_58openalex-snapshot
Software Power Peak Reduction on Smart Card Systems Based on Iterative Compiling
inferred← citeshttps://doi.org/10.1007/978-3-662-46675-9_21openalex-snapshot
Data-Oriented Characterization of Application-Level Energy Optimization
inferred← citeshttps://doi.org/10.1007/978-981-10-8554-3_5openalex-snapshot
Static Power Modeling for Modern Processor
inferred← citeshttps://doi.org/10.1007/bf01130406openalex-snapshot
Processor design for portable systems
inferred← citeshttps://doi.org/10.1007/bfb0057949openalex-snapshot
Hardware cache optimization for parallel multimedia applications
inferred← citeshttps://doi.org/10.1007/s10586-018-1920-xopenalex-snapshot
Whole procedure heterogeneous multiprocessors low-power optimization at algorithm-level
inferred← citeshttps://doi.org/10.1007/s10664-013-9276-6openalex-snapshot
Green mining: a methodology of relating software change and configuration to power consumption
inferred← citeshttps://doi.org/10.1016/b978-0-12-396528-8.00002-xopenalex-snapshot
Techniques to Measure, Model, and Manage Power
inferred← citeshttps://doi.org/10.1016/b978-155860702-6/50021-1openalex-snapshot
Power Estimation of Embedded Systems: A Hardware/Software Codesign Approach Manuscript received March 15, 1997; revised July 1, 1997. Publisher Item Identifier S 1063-8210(98)02948-5
inferred← citeshttps://doi.org/10.1016/b978-155860702-6/50041-7openalex-snapshot
Memory Management for Embedded Network Applications. Manuscript received July 16, 1998; revised October 29, 1998. This work was supported by the Flemish 1WT and Alcatel under the HASTEC Project, in part by the Esprit Project 21929 (MEDIA), and in part by a Brazilian Government Scholarship—CAPES.…
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2019.106457openalex-snapshot
Toward energy efficient microcontrollers and Internet-of-Things systems
inferred← citeshttps://doi.org/10.1016/j.ijcip.2015.02.001openalex-snapshot
Detecting anomalous programmable logic controller behavior using RF-based Hilbert transform features and a correlation-based verification process
inferred← citeshttps://doi.org/10.1016/j.iot.2022.100655openalex-snapshot
Processor power and energy consumption estimation techniques in IoT applications: A review
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.05.005openalex-snapshot
enDebug: A hardware–software framework for automated energy debugging
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.07.007openalex-snapshot
Estimation of energy consumption in machine learning
inferred← citeshttps://doi.org/10.1016/j.jss.2014.09.037openalex-snapshot
Adaptive thermal-aware task scheduling for multi-core systems
inferred← citeshttps://doi.org/10.1016/j.jss.2018.08.038openalex-snapshot
Performance and programming effort trade-offs of android persistence frameworks
inferred← citeshttps://doi.org/10.1016/j.matpr.2021.07.221openalex-snapshot
Design and study of system on chip design for signal processing applications in terms of energy and area
inferred← citeshttps://doi.org/10.1016/j.micpro.2005.12.001openalex-snapshot
Operating system power minimization through run-time processor resource adaptation
inferred← citeshttps://doi.org/10.1016/j.micpro.2011.01.005openalex-snapshot
FILESPPA: Fast Instruction Level Embedded System Power and Performance Analyzer
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.01.012openalex-snapshot
Fast and accurate architectural vulnerability analysis for embedded processors using Instruction Vulnerability Factor
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.07.003openalex-snapshot
ENTRA: Whole-systems energy transparency
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103200openalex-snapshot
An early-stage statement-level metric for energy characterization of embedded processors
inferred← citeshttps://doi.org/10.1016/j.suscom.2015.02.001openalex-snapshot
Systematic derivation of time and power models for linear algebra kernels on multicore architectures
inferred← citeshttps://doi.org/10.1016/j.suscom.2016.08.002openalex-snapshot
Software power modeling method at architecture level based on complex networks
inferred← citeshttps://doi.org/10.1016/j.sysarc.2005.01.002openalex-snapshot
Dynamic voltage scaling techniques for power efficient video decoding
inferred← citeshttps://doi.org/10.1016/j.sysarc.2007.01.002openalex-snapshot
Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures
inferred← citeshttps://doi.org/10.1016/j.sysarc.2008.02.003openalex-snapshot
On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.05.019openalex-snapshot
MELOADES: Methodology for long-term online adaptation of embedded software for heterogeneous devices
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.05.025openalex-snapshot
An automatic energy consumption characterization of processors using ArchC
inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.04.006openalex-snapshot
Energy estimation in SystemC with Powersim
inferred← citeshttps://doi.org/10.1016/s0026-2692(01)00108-2openalex-snapshot
Timing and power measurement in static software analysis
inferred← citeshttps://doi.org/10.1016/s0065-2458(04)63004-xopenalex-snapshot
Power Analysis and Optimization Techniques for Energy Efficient Computer Systems
inferred← citeshttps://doi.org/10.1016/s0950-5849(02)00205-7openalex-snapshot
Performance and power evaluation of C++ object-oriented programming in embedded processors
inferred← citeshttps://doi.org/10.1016/s1383-7621(03)00069-9openalex-snapshot
Realization of wireless multimedia communication systems on reconfigurable platforms
inferred← citeshttps://doi.org/10.1023/a:1008011223920openalex-snapshot
System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach
inferred← citeshttps://doi.org/10.1023/a:1008121818984openalex-snapshot
System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache
inferred← citeshttps://doi.org/10.1023/a:1008159121620openalex-snapshot
Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System
inferred← citeshttps://doi.org/10.1023/a:1022142105380openalex-snapshot
Energy Metric for Software Systems
inferred← citeshttps://doi.org/10.1023/a:1022167611720openalex-snapshot
Methodical Low-Power ASIP Design Space Exploration
inferred← citeshttps://doi.org/10.1023/b:vlsi.0000017007.28247.f6openalex-snapshot
Instruction Scheduling for Low Power
inferred← citeshttps://doi.org/10.1049/iet-cdt.2010.0024openalex-snapshot
Reordering the assembly instructions in basic blocks to reduce switching activities on the instruction bus
inferred← citeshttps://doi.org/10.1049/ip-cdt:20030978openalex-snapshot
Low-power system-on-chip architecture for wireless LANs
inferred← citeshttps://doi.org/10.1108/ijpcc-04-2013-0007openalex-snapshot
The hardware and software aspects of energy consumption in the mobile development platform
inferred← citeshttps://doi.org/10.1109/12.966492openalex-snapshot
Hardware and software techniques for controlling DRAM power modes
inferred← citeshttps://doi.org/10.1109/43.736181openalex-snapshot
High-level power modeling, estimation, and optimization
inferred← citeshttps://doi.org/10.1109/43.736182openalex-snapshot
Microprocessor power estimation using profile-driven program synthesis
inferred← citeshttps://doi.org/10.1109/43.759067openalex-snapshot
Memory management for embedded network applications
inferred← citeshttps://doi.org/10.1109/54.785820openalex-snapshot
System-on-chip design: impact on education and research
inferred← citeshttps://doi.org/10.1109/79.985679openalex-snapshot
Energy-aware wireless microsensor networks
inferred← citeshttps://doi.org/10.1109/92.678887openalex-snapshot
Power estimation of embedded systems: a hardware/software codesign approach
inferred← citeshttps://doi.org/10.1109/92.831440openalex-snapshot
Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications
inferred← citeshttps://doi.org/10.1109/92.845897openalex-snapshot
Architectural and compiler techniques for energy reduction in high-performance microprocessors
inferred← citeshttps://doi.org/10.1109/92.902264openalex-snapshot
Using dynamic cache management techniques to reduce energy in general purpose processors
inferred← citeshttps://doi.org/10.1109/92.920814openalex-snapshot
Energy-efficient design of battery-powered embedded systems
inferred← citeshttps://doi.org/10.1109/92.974891openalex-snapshot
Path clustering in software timing analysis
inferred← citeshttps://doi.org/10.1109/98.683740openalex-snapshot
Software strategies for portable computer energy management
inferred← citeshttps://doi.org/10.1109/acssc.1997.680545openalex-snapshot
Instruction level power model and its application to general purpose processors
inferred← citeshttps://doi.org/10.1109/aiccsa.2007.370929openalex-snapshot
Automated Software Power Optimization for Smart Card Systems with Focus on Peak Reduction
inferred← citeshttps://doi.org/10.1109/asap.2004.38openalex-snapshot
Switching-Activity Minimization on Instruction-Level Loop Scheduling for VLIWDSP Applications
inferred← citeshttps://doi.org/10.1109/aspdac.2001.913342openalex-snapshot
New directions in compiler technology for embedded systems
inferred← citeshttps://doi.org/10.1109/aspdac.2003.1194997openalex-snapshot
Data partitioning for maximal scratchpad usage
inferred← citeshttps://doi.org/10.1109/aspdac.2005.1466473openalex-snapshot
A dynamic voltage scaling algorithm for energy reduction in hard real-time systems
inferred← citeshttps://doi.org/10.1109/ccgrid.2013.82openalex-snapshot
DUAL: Reliability-Aware Power Management in Data Centers
inferred← citeshttps://doi.org/10.1109/cgo.2015.7054192openalex-snapshot
Optimizing the flash-RAM energy trade-off in deeply embedded systems
inferred← citeshttps://doi.org/10.1109/cicc.1998.694918openalex-snapshot
An energy conscious methodology for early design exploration of heterogeneous DSPs
inferred← citeshttps://doi.org/10.1109/cicn49253.2020.9242624openalex-snapshot
Survey on Estimation and Optimization of Worst-case Execution Time with Energy Consumption Constraint
inferred← citeshttps://doi.org/10.1109/cybermatics_2018.2018.00106openalex-snapshot
Estimating Software Energy Consumption with Machine Learning Approach by Software Performance Feature
inferred← citeshttps://doi.org/10.1109/dac.1997.597212openalex-snapshot
Profile-driven Program Synthesis For Evaluation Of System Power Dissipation
inferred← citeshttps://doi.org/10.1109/dac.1999.782199openalex-snapshot
Cycle-accurate simulation of energy consumption in embedded systems
inferred← citeshttps://doi.org/10.1109/dac.2002.1012747openalex-snapshot
Energy estimation and optimization of embedded VLIW processors based on instruction clustering
inferred← citeshttps://doi.org/10.1109/dasip.2010.5706244openalex-snapshot
Energy modeling of the virtual memory subsystem for real-time embedded systems
inferred← citeshttps://doi.org/10.1109/date.2000.840022openalex-snapshot
Formalized three-layer system-level reuse model and methodology for embedded data-dominated applications
inferred← citeshttps://doi.org/10.1109/date.2001.915022openalex-snapshot
Microprocessor power analysis by labeled simulation
inferred← citeshttps://doi.org/10.1109/date.2002.998306openalex-snapshot
Assigning program and data objects to scratchpad for energy reduction
inferred← citeshttps://doi.org/10.1109/date.2002.998432openalex-snapshot
Low power embedded software optimization using symbolic algebra
inferred← citeshttps://doi.org/10.1109/date.2004.1269256openalex-snapshot
A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design
inferred← citeshttps://doi.org/10.1109/date.2006.243798openalex-snapshot
Software-Based Self-Test of Processors under Power Constraints
inferred← citeshttps://doi.org/10.1109/dsd.2010.55openalex-snapshot
Power Consumption Modeling for DVFS Exploitation
inferred← citeshttps://doi.org/10.1109/dsd.2011.108openalex-snapshot
Compatibility Study of Compile-Time Optimizations for Power and Reliability
inferred← citeshttps://doi.org/10.1109/ecbs.2003.1194792openalex-snapshot
The Rosetta meta-model framework
inferred← citeshttps://doi.org/10.1109/electronica52725.2021.9513670openalex-snapshot
Energy Consumption of Assembly Instructions in Load-Store Microprocessor Architectures
inferred← citeshttps://doi.org/10.1109/emnets.2005.1469097openalex-snapshot
Accurate Prediction of Power Consumption in Sensor Networks
inferred← citeshttps://doi.org/10.1109/et.2016.7753462openalex-snapshot
Statement-level energy simulation in embedded systems using GCC
inferred← citeshttps://doi.org/10.1109/et.2018.8549595openalex-snapshot
Energy Investigation of Microprocessor Addressing Modes - Towards Full System Energy Exploration
inferred← citeshttps://doi.org/10.1109/euc.2008.90openalex-snapshot
Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment
inferred← citeshttps://doi.org/10.1109/fcst.2015.47openalex-snapshot
Energy Consumption Analysis Method of CPS Software Based on Architecture Modeling
inferred← citeshttps://doi.org/10.1109/fpl.2007.4380643openalex-snapshot
A Power Estimation Model for an FPGA-Based Softcore Processor
inferred← citeshttps://doi.org/10.1109/glsv.1999.757383openalex-snapshot
A methodology for minimizing power dissipation of embedded systems through hardware/software partitioning
inferred← citeshttps://doi.org/10.1109/greencom-cpscom.2010.114openalex-snapshot
A System-Level Model for Runtime Power Estimation on Mobile Devices
inferred← citeshttps://doi.org/10.1109/greencom.2011.38openalex-snapshot
Programming-Level Power Measurement for GPU Clusters
inferred← citeshttps://doi.org/10.1109/greencom.2012.86openalex-snapshot
Profiling Software for Energy Consumption
inferred← citeshttps://doi.org/10.1109/greencomp.2010.5598316openalex-snapshot
Characterizing the energy consumption of data transfers and arithmetic operations on x86−64 processors
inferred← citeshttps://doi.org/10.1109/greens.2012.6224263openalex-snapshot
Estimating Android applications' CPU energy usage via bytecode profiling
inferred← citeshttps://doi.org/10.1109/hldvt.2012.6418258openalex-snapshot
Energy aware TLM platform simulation via RTL abstraction
inferred← citeshttps://doi.org/10.1109/hst.2011.5955001openalex-snapshot
Accelerating early design phase differential power analysis using power emulation techniques
inferred← citeshttps://doi.org/10.1109/iccad.2000.896533openalex-snapshot
System and architecture-level power reduction of microprocessor-based communication and multi-media applications
inferred← citeshttps://doi.org/10.1109/iccd.1998.727070openalex-snapshot
Software power estimation and optimization for high performance, 32-bit embedded processors
inferred← citeshttps://doi.org/10.1109/iccd.2008.4751918openalex-snapshot
Energy-aware opcode design
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657062openalex-snapshot
Watts-inside: A hardware-software cooperative approach for Multicore Power Debugging
inferred← citeshttps://doi.org/10.1109/iceac.2013.6737645openalex-snapshot
Power modeling and estimation during ADL-driven embedded processor design
inferred← citeshttps://doi.org/10.1109/icece.2010.43openalex-snapshot
A New Genetic Algorithm Combined Cultivating with Migrating Operators
inferred← citeshttps://doi.org/10.1109/icecs.1999.813438openalex-snapshot
Efficient implementation of embedded zero-tree wavelet encoding
inferred← citeshttps://doi.org/10.1109/icecs202256217.2022.9971086openalex-snapshot
Accurate Energy Modelling on the Cortex-M0 Processor for Profiling and Static Analysis
inferred← citeshttps://doi.org/10.1109/iceta51985.2020.9379270openalex-snapshot
Energy Harvesting for Wireless Embedded Systems
inferred← citeshttps://doi.org/10.1109/iciss.1997.630275openalex-snapshot
System-level power evaluation metrics
inferred← citeshttps://doi.org/10.1109/icosst.2014.7029322openalex-snapshot
Green computing and Software Defects in open source software: An Empirical study
inferred← citeshttps://doi.org/10.1109/icpads.2007.4447711openalex-snapshot
Evaluation and modeling of power consumption of a heterogeneous dual-core processor
inferred← citeshttps://doi.org/10.1109/icse.2012.6227094openalex-snapshot
Green mining: Investigating power consumption across versions
inferred← citeshttps://doi.org/10.1109/icse.2013.6606555openalex-snapshot
Estimating mobile application energy consumption using program analysis
inferred← citeshttps://doi.org/10.1109/icsens.2014.6985162openalex-snapshot
Analysis of energy consumption for wearable ECG devices
inferred← citeshttps://doi.org/10.1109/icvd.2004.1260934openalex-snapshot
Energy-optimizing source code transformations for OS-driven embedded software
inferred← citeshttps://doi.org/10.1109/idaacs.2005.282962openalex-snapshot
In-Chip Configuration for Monitoring Power Consumption in Micro-processing Systems
inferred← citeshttps://doi.org/10.1109/idaacs.2009.5343010openalex-snapshot
Device for measuring instant current values of CPU's energy consumption
inferred← citeshttps://doi.org/10.1109/idaacs.2019.8924462openalex-snapshot
ADC for Energy Measurement Systems of Microcontroller
inferred← citeshttps://doi.org/10.1109/imccc.2013.184openalex-snapshot
Energy Evaluation of Proprietary Software in Mobile Devices
inferred← citeshttps://doi.org/10.1109/imtc.2003.1207899openalex-snapshot
Measurements analysis of the software-related power consumption in microprocessors
inferred← citeshttps://doi.org/10.1109/imtc.2005.1604064openalex-snapshot
Measurement of Power Consumption in Digital Systems
inferred← citeshttps://doi.org/10.1109/imtc.2005.1604540openalex-snapshot
Modeling Software Driven Power Consumption
inferred← citeshttps://doi.org/10.1109/imtc.2006.235664openalex-snapshot
A Power Measuring Technique for Built-in Test Purposes
inferred← citeshttps://doi.org/10.1109/ipdps.2016.118openalex-snapshot
A Methodology for Modeling Dynamic and Static Power Consumption for Multicore Processors
inferred← citeshttps://doi.org/10.1109/ipdpsw.2012.301openalex-snapshot
Power-aware Programming with GPU Accelerators
inferred← citeshttps://doi.org/10.1109/iscas.1999.777809openalex-snapshot
Instruction level power model of microcontrollers
inferred← citeshttps://doi.org/10.1109/iscas.1999.780021openalex-snapshot
Power exploration of multimedia applications realized on embedded cores
inferred← citeshttps://doi.org/10.1109/iscas.2000.856405openalex-snapshot
Multi-algorithm ASIP synthesis and power estimation for DSP applications
inferred← citeshttps://doi.org/10.1109/iscas.2001.921182openalex-snapshot
Performance comparison of DWT scheduling alternatives on programmable platforms
inferred← citeshttps://doi.org/10.1109/iscas.2002.1010398openalex-snapshot
A novel list-scheduling algorithm for the low-energy program execution
inferred← citeshttps://doi.org/10.1109/iseee.2010.5628501openalex-snapshot
Analysis of the code masking efficiency of chaotic clocks in microcontroller applications
inferred← citeshttps://doi.org/10.1109/isiea.2010.5679393openalex-snapshot
Energy analysis of embedded software based on a cycle-accurate processor power model
inferred← citeshttps://doi.org/10.1109/issoc.2012.6376349openalex-snapshot
A flexible platform architecture for Gbps wireless communication
inferred← citeshttps://doi.org/10.1109/isss.1999.814265openalex-snapshot
Exploration and synthesis of dynamic data sets in telecom network applications
inferred← citeshttps://doi.org/10.1109/isss.2000.874049openalex-snapshot
Source code optimization and profiling of energy consumption in embedded systems
inferred← citeshttps://doi.org/10.1109/itng.2008.81openalex-snapshot
A Near-Zero Run-Time Energy Overhead within a Computation Outsourcing Framework for Energy Management in Mobile Devices
inferred← citeshttps://doi.org/10.1109/iwv.2000.844527openalex-snapshot
Instruction scheduling based on energy and performance constraints
inferred← citeshttps://doi.org/10.1109/jproc.2002.805823openalex-snapshot
Memory system optimization of embedded software
inferred← citeshttps://doi.org/10.1109/jsen.2015.2505611openalex-snapshot
Analysis and Modeling of Selected Energy Consumption Factors for Embedded ECG Devices
inferred← citeshttps://doi.org/10.1109/lca.2014.2323711openalex-snapshot
A Hardware-Software Cooperative Approach for Application Energy Profiling
inferred← citeshttps://doi.org/10.1109/les.2017.2741419openalex-snapshot
The IoT Energy Challenge: A Software Perspective
inferred← citeshttps://doi.org/10.1109/lpd.1999.750385openalex-snapshot
Trading-off power versus area through a parameterizable model for virtual memory management
inferred← citeshttps://doi.org/10.1109/lpd.1999.750419openalex-snapshot
A data dependent approach to instruction level power estimation
inferred← citeshttps://doi.org/10.1109/lpe.2000.155292openalex-snapshot
Energy-efficient code generation for DSP56000 family
inferred← citeshttps://doi.org/10.1109/lpe.2001.945389openalex-snapshot
Run-time power estimation in high performance microprocessors
inferred← citeshttps://doi.org/10.1109/mcg.2008.72openalex-snapshot
GRAAL: A Framework for Low-Power 3D Graphics Accelerators
inferred← citeshttps://doi.org/10.1109/mcsoc.2016.27openalex-snapshot
Communication-Based Power Modelling for Heterogeneous Multiprocessor Architectures
inferred← citeshttps://doi.org/10.1109/meco.2019.8760288openalex-snapshot
J4CS: An Early-Stage Statement-Level Metric for Energy Consumption of Embedded SW
inferred← citeshttps://doi.org/10.1109/melcon.2000.880003openalex-snapshot
Power analysis of software-implemented digital filters: a case study
inferred← citeshttps://doi.org/10.1109/micro.2010.35openalex-snapshot
Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling
inferred← citeshttps://doi.org/10.1109/msr.2012.6224303openalex-snapshot
Green mining: A methodology of relating software change to power consumption
inferred← citeshttps://doi.org/10.1109/mwscas.2010.5548830openalex-snapshot
Low power software techniques for embedded systems running real time operating systems
inferred← citeshttps://doi.org/10.1109/nca.2012.10openalex-snapshot
An Online Power Metering Model for Cloud Environment
inferred← citeshttps://doi.org/10.1109/newcas.2010.5603737openalex-snapshot
CAT: An extensible system-level power Consumption Analysis Toolbox for Model-Driven design
inferred← citeshttps://doi.org/10.1109/niss.2009.265openalex-snapshot
Pattern Description for the Energy-Efficient Code Generation
inferred← citeshttps://doi.org/10.1109/norchp.2004.1423860openalex-snapshot
Power consumption estimation of the multi-threaded xinc processor
inferred← citeshttps://doi.org/10.1109/patmos.2013.6662173openalex-snapshot
Fast and accurate power annotated simulation: Application to a many-core architecture
inferred← citeshttps://doi.org/10.1109/pccc.2003.1203690openalex-snapshot
Ad hoc grids: communication and computing in a power constrained environment
inferred← citeshttps://doi.org/10.1109/peds.2005.1619820openalex-snapshot
High Voltage DC-DC Converter of Pulsed Plasma Thruster for Science and Technology Satellite-2 (STSAT-2)
inferred← citeshttps://doi.org/10.1109/prdc.2007.32openalex-snapshot
An Efficient Client-to-Client Password-Authenticated Key Exchange Resilient to Server Compromise
inferred← citeshttps://doi.org/10.1109/prdc.2007.36openalex-snapshot
Energy Saving Based on CPU Voltage Scaling and Hardware Software Partitioning
inferred← citeshttps://doi.org/10.1109/reconfig.2017.8279794openalex-snapshot
Fine-grained on-line power monitoring for soft microprocessor based system-on-chip
inferred← citeshttps://doi.org/10.1109/rsp.2004.17openalex-snapshot
Characterizing power consumption and delay of functional/library components for hardware/software co-design of embedded systems
inferred← citeshttps://doi.org/10.1109/rsp.2012.6380691openalex-snapshot
An ArchC approach for automatic energy consumption characterization of processors
inferred← citeshttps://doi.org/10.1109/rtsi.2015.7325085openalex-snapshot
Deseeding energy consumption of network stacks
inferred← citeshttps://doi.org/10.1109/saint.2006.5openalex-snapshot
A pervasive Internet approach to fine-grain power-aware computing
showing the first 200 of 360 · page through all 360
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.