On the public citation graph

Mayfly: A general-purpose, scalable, parallel processing architecture

https://doi.org/10.1007/bf01811115
0 signed · 45 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/bf01383953openalex-snapshot
Binding environments for parallel logic programs in non-shared memory multiprocessors
inferredcites →https://doi.org/10.1007/bfb0116395openalex-snapshot
The architecture of a homogeneous vector supercomputer
inferredcites →https://doi.org/10.1016/s0022-0000(69)80011-5openalex-snapshot
Parallel program schemata
inferredcites →https://doi.org/10.1109/12.48862openalex-snapshot
Executing a program on the MIT tagged-token dataflow architecture
inferredcites →https://doi.org/10.1109/2.44900openalex-snapshot
A survey of parallel computer architectures
inferredcites →https://doi.org/10.1109/2.44904openalex-snapshot
Process groups and group communications: classifications and requirements
inferredcites →https://doi.org/10.1109/2.55467openalex-snapshot
The Monarch parallel processor hardware design
inferredcites →https://doi.org/10.1109/2.74openalex-snapshot
Architecture and applications of the Connection Machine
inferredcites →https://doi.org/10.1109/afips.1985.15openalex-snapshot
Concurrent processing: A new direction in scientific computing
inferredcites →https://doi.org/10.1109/mc.1986.1663330openalex-snapshot
Performance of a Message-Based Multiprocessor
inferredcites →https://doi.org/10.1109/mm.1986.304707openalex-snapshot
A Microprocessor-based Hypercube Supercomputer
inferredcites →https://doi.org/10.1109/tc.1968.229158openalex-snapshot
The ILLIAC IV Computer
inferredcites →https://doi.org/10.1109/tc.1972.5009071openalex-snapshot
Some Computer Organizations and Their Effectiveness
inferredcites →https://doi.org/10.1145/1067649.801721openalex-snapshot
Efficient code generation for horizontal architectures
inferredcites →https://doi.org/10.1145/1465482.1465560openalex-snapshot
Validity of the single processor approach to achieving large scale computing capabilities
inferredcites →https://doi.org/10.1145/1499402.1499485openalex-snapshot
An analytic model for parallel computation
inferredcites →https://doi.org/10.1145/2465.2467openalex-snapshot
The cosmic cube
inferredcites →https://doi.org/10.1145/285930.285999openalex-snapshot
Monsoon
inferredcites →https://doi.org/10.1145/325164.325117openalex-snapshot
Monsoon
inferredcites →https://doi.org/10.1145/356654.356658openalex-snapshot
Computer Interconnection Structures: Taxonomy, Characteristics, and Examples
inferredcites →https://doi.org/10.1145/800068.802147openalex-snapshot
Garbage collection and task deletion in distributed applicative processing systems
inferredcites →https://doi.org/10.21236/ada211909openalex-snapshot
The J-Machine: A Fine Grain Concurrent Computer

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/3-540-58429-3_45openalex-snapshot
R2: A damped adaptive router design
inferred← citeshttps://doi.org/10.1007/978-1-4471-3575-3_3openalex-snapshot
Synthesizing Asynchronous Circuits: Practice and Experience
inferred← citeshttps://doi.org/10.1007/978-3-319-10924-4_6openalex-snapshot
Routing by Cellular Automata Agents in the Triangular Lattice
inferred← citeshttps://doi.org/10.1007/bf01811116openalex-snapshot
Parallel logic programs on the Mayfly
inferred← citeshttps://doi.org/10.1007/bf01811117openalex-snapshot
Implementing concurrent scheme for the Mayfly distributed parallel processing system
inferred← citeshttps://doi.org/10.1007/bfb0002736openalex-snapshot
Minimal routing in the triangular grid and in a family of related tori
inferred← citeshttps://doi.org/10.1016/0167-9260(93)90036-copenalex-snapshot
The Post Office experience: designing a large asynchronous chip
inferred← citeshttps://doi.org/10.1016/b978-0-08-042593-1.50014-6openalex-snapshot
ALPHA MESSAGE SCHEDULING FOR OPTIMIZING COMMUNICATION LATENCY IN DISTRIBUTED SYSTEMS
inferred← citeshttps://doi.org/10.1016/j.dam.2015.09.007openalex-snapshot
A family of efficient six-regular circulants representable as a Kronecker product
inferred← citeshttps://doi.org/10.1016/s0166-218x(99)00106-7openalex-snapshot
A family of Cayley graphs on the hexavalent grid
inferred← citeshttps://doi.org/10.1016/s1474-6670(17)46669-9openalex-snapshot
Alpha Message Scheduling for Optimizing Communication Latency in Distributed Systems
inferred← citeshttps://doi.org/10.1109/12.506424openalex-snapshot
Analysis and implementation of hybrid switching
inferred← citeshttps://doi.org/10.1109/40.592316openalex-snapshot
Designing an asynchronous processor using Petri nets
inferred← citeshttps://doi.org/10.1109/71.569653openalex-snapshot
pp-mess-sim: a flexible and extensible simulator for evaluating multicomputer networks
inferred← citeshttps://doi.org/10.1109/hicss.1993.270624openalex-snapshot
The Post Office experience: Designing a large asynchronous chip
inferred← citeshttps://doi.org/10.1109/hicss.1996.495519openalex-snapshot
The impact of message scheduling on a packet switching interconnect fabric
inferred← citeshttps://doi.org/10.1109/iccd.1995.528828openalex-snapshot
A programmable routing controller for flexible communications in point-to-point networks
inferred← citeshttps://doi.org/10.1109/icdcs.1994.302471openalex-snapshot
SPIDER: flexible and efficient communication support for point-to-point distributed systems
inferred← citeshttps://doi.org/10.1109/isca.1995.524562openalex-snapshot
Analysis and implementation of hybrid switching
inferred← citeshttps://doi.org/10.1109/mascot.1994.284390openalex-snapshot
Colored Petri net methods for performance analysis of scalable high-speed interconnects
inferred← citeshttps://doi.org/10.1145/223982.224432openalex-snapshot
Analysis and implementation of hybrid switching
inferred← citeshttps://doi.org/10.1145/225830.224432openalex-snapshot
Analysis and implementation of hybrid switching
inferred← citeshttps://doi.org/10.1145/238721.238784openalex-snapshot
An implementation of the Hamlyn sender-managed interface architecture
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.