On the public citation graph
Architecture and applications of the Connection Machine
0 signed · 263 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1038/scientificamerican0687-108openalex-snapshot
The Connection Machine
inferredcites →https://doi.org/10.1109/12.42122openalex-snapshot
Scans as primitive parallel operations
inferredcites →https://doi.org/10.1109/cvpr.1988.196335openalex-snapshot
Object recognition using the Connection Machine
inferredcites →https://doi.org/10.1109/mc.1982.1653823openalex-snapshot
A survey of highly parallel computing
inferredcites →https://doi.org/10.1109/mc.1987.1663362openalex-snapshot
Applications of the Connection Machine
inferredcites →https://doi.org/10.1109/tc.1980.1675684openalex-snapshot
Design of a Massively Parallel Processor
inferredcites →https://doi.org/10.1109/tcad.1984.1270089openalex-snapshot
Relaxation-Based Electrical Simulation
inferredcites →https://doi.org/10.1126/science.220.4598.671openalex-snapshot
Optimization by Simulated Annealing
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/047134608x.w5715openalex-snapshot
Interconnection Networks for Parallel Computers
inferred← citeshttps://doi.org/10.1002/9780470050118.ecse197openalex-snapshot
Interconnection Networks for Parallel Computers
inferred← citeshttps://doi.org/10.1002/9781118711897.ch7openalex-snapshot
Effective Data Access Patterns on Massively Parallel Processors
inferred← citeshttps://doi.org/10.1002/cpe.3463openalex-snapshot
High‐performance computing: to boldly go where no human has gone before
inferred← citeshttps://doi.org/10.1002/cpe.4330040303openalex-snapshot
Evaluating the basic performance of the Intel iPSC/860 parallel computer
inferred← citeshttps://doi.org/10.1002/cpe.4330070304openalex-snapshot
Partitioning tasks between a pair of interconnected heterogeneous processors: A case study
inferred← citeshttps://doi.org/10.1002/jcc.20829openalex-snapshot
Accelerating molecular modeling applications with graphics processors
inferred← citeshttps://doi.org/10.1002/jnm.1660080313openalex-snapshot
A distributed implementation of the finite difference time‐domain (FDTD) method
inferred← citeshttps://doi.org/10.1002/mrm.1910130217openalex-snapshot
Parameter estimation for in vivo magnetic resonance spectroscopy (mrs) using simulated annealing
inferred← citeshttps://doi.org/10.1002/scj.4690230507openalex-snapshot
Relaxation neural network model for optimal binary representation of images and its implementation on a parallel computer
inferred← citeshttps://doi.org/10.1002/scj.4690230801openalex-snapshot
Implementation of the prodigy parallel AI machine and performance evaluation of communication
inferred← citeshttps://doi.org/10.1002/scj.4690240903openalex-snapshot
A uniform network for VLSI massively parallel computers
inferred← citeshttps://doi.org/10.1006/jpdc.1994.1130openalex-snapshot
Partial Multinode Broadcast and Partial Exchange Algorithms for d-Dimensional Meshes
inferred← citeshttps://doi.org/10.1007/11572961_10openalex-snapshot
Architectural Enhancements for Color Image and Video Processing on Embedded Systems
inferred← citeshttps://doi.org/10.1007/3-540-53065-7_155openalex-snapshot
Massively parallel realization of logical operations in distributed parallel systems
inferred← citeshttps://doi.org/10.1007/3-540-55599-4_117openalex-snapshot
Mixed-mode multicomputers with load adaptability
inferred← citeshttps://doi.org/10.1007/3-540-58184-7_128openalex-snapshot
Sparse Generalized HyperGrids for performance scalability
inferred← citeshttps://doi.org/10.1007/3-540-61510-5_64openalex-snapshot
Linearly expandable partial tree shape architecture for parallel neurocomputer
inferred← citeshttps://doi.org/10.1007/978-0-387-09766-4_183openalex-snapshot
PASM Parallel Processing System
inferred← citeshttps://doi.org/10.1007/978-0-387-98149-9_12openalex-snapshot
High Performance Computing in Nuclear Engineering
inferred← citeshttps://doi.org/10.1007/978-3-030-76871-3_4openalex-snapshot
Analysis of Past and Present Processors
inferred← citeshttps://doi.org/10.1007/978-3-030-95953-1_11openalex-snapshot
A Quantum-Inspired Model for Bit-Serial SIMD-Parallel Computation
inferred← citeshttps://doi.org/10.1007/978-3-031-01768-1openalex-snapshot
Parallel Processing, 1980 to 2020
inferred← citeshttps://doi.org/10.1007/978-3-031-31445-2_7openalex-snapshot
Wordless Integer and Floating-Point Computing
inferred← citeshttps://doi.org/10.1007/978-3-642-03095-6_36openalex-snapshot
An Efficient Parallel Sorting Algorithm on Metacube Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-3-642-10549-4_23openalex-snapshot
Multiple Reduced Hypercube MRH(n): A New Interconnection Network Reducing Both Diameter and Edge of Hypercube
inferred← citeshttps://doi.org/10.1007/978-3-642-10549-4_24openalex-snapshot
Embedding Algorithm between MRH(n) and Hypercube
inferred← citeshttps://doi.org/10.1007/978-3-642-23948-9_17openalex-snapshot
Uniform Disjoint Cycle Covers on a Hierarchical Multicomputer System
inferred← citeshttps://doi.org/10.1007/978-94-015-8837-9_29openalex-snapshot
The Effect of Nanowire Limitations on Massively Parallel Computer Architectures
inferred← citeshttps://doi.org/10.1007/978-981-95-6398-2_16openalex-snapshot
Spatial Genetic Programming with the S1 Processing Board
inferred← citeshttps://doi.org/10.1007/bf01381720openalex-snapshot
Hypercube embedding heuristics: An evaluation
inferred← citeshttps://doi.org/10.1007/bf01811115openalex-snapshot
Mayfly: A general-purpose, scalable, parallel processing architecture
inferred← citeshttps://doi.org/10.1007/bf02620308openalex-snapshot
Efficient representation and transformation of image data on the connection machine system
inferred← citeshttps://doi.org/10.1007/bf02620310openalex-snapshot
Nonuniform region processing on SIMD arrays using the coterie network
inferred← citeshttps://doi.org/10.1007/bf02995438openalex-snapshot
Architectures massivement paralleles pour la vision artificielle
inferred← citeshttps://doi.org/10.1007/s11227-009-0297-2openalex-snapshot
Metacube—a versatile family of interconnection networks for extremely large-scale supercomputers
inferred← citeshttps://doi.org/10.1007/springerreference_186928openalex-snapshot
High Performance Computing in Nuclear Engineering
inferred← citeshttps://doi.org/10.1016/0010-4655(89)90163-xopenalex-snapshot
Parallel elliptic preconditioners: Fourier analysis and performance on the connection machine
inferred← citeshttps://doi.org/10.1016/0141-9331(96)82010-2openalex-snapshot
TUTNC: a general purpose parallel computer for neural network computations
inferred← citeshttps://doi.org/10.1016/0165-6074(90)90152-yopenalex-snapshot
Probablistic diagnosis in multiprocessor systems
inferred← citeshttps://doi.org/10.1016/0167-739x(92)90005-vopenalex-snapshot
The GF11 parallel computer: Programming and performance
inferred← citeshttps://doi.org/10.1016/0167-739x(92)90029-bopenalex-snapshot
Workstation hardware and software support for parallel applications
inferred← citeshttps://doi.org/10.1016/0167-8191(90)90047-dopenalex-snapshot
An experimental parallel system (EPS)
inferred← citeshttps://doi.org/10.1016/0167-8191(93)90043-kopenalex-snapshot
Design and implementation of a circular omega network in the EM-4
inferred← citeshttps://doi.org/10.1016/0167-8191(93)90080-5openalex-snapshot
PDAC: A data parallel algorithm for the performance analysis of closed queueing networks
inferred← citeshttps://doi.org/10.1016/0167-8191(93)90083-wopenalex-snapshot
The GF11 parallel computer
inferred← citeshttps://doi.org/10.1016/0167-9236(94)00046-1openalex-snapshot
Self-organizing map network as an interactive clustering tool — An application to group technology
inferred← citeshttps://doi.org/10.1016/0278-6125(95)98885-aopenalex-snapshot
An industrial model based computer vision system
inferred← citeshttps://doi.org/10.1016/0743-7315(90)90047-sopenalex-snapshot
Simulating parallel architectures in a distributed environment
inferred← citeshttps://doi.org/10.1016/0743-7315(90)90089-8openalex-snapshot
BLITZEN: A highly integrated massively parallel machine
inferred← citeshttps://doi.org/10.1016/0743-7315(91)90004-sopenalex-snapshot
Modeling overlapped operation between the control unit and processing elements in an SIMD machine
inferred← citeshttps://doi.org/10.1016/0743-7315(91)90085-nopenalex-snapshot
Limitations imposed on mixed-mode performance of optimized phases due to temporal juxtaposition
inferred← citeshttps://doi.org/10.1016/0743-7315(92)90113-2openalex-snapshot
An effective approach to the enhancement of incomplete hypercube computers
inferred← citeshttps://doi.org/10.1016/0895-7177(93)90069-bopenalex-snapshot
Structured neurobiological networks
inferred← citeshttps://doi.org/10.1016/0956-0521(90)90003-4openalex-snapshot
Advances in multicomputers
inferred← citeshttps://doi.org/10.1016/0956-0521(92)90088-zopenalex-snapshot
Highly parallel computers: Perspectives
inferred← citeshttps://doi.org/10.1016/b978-0-12-200420-9.50006-8openalex-snapshot
COMPUTING SYSTEM APPLICATIONS
inferred← citeshttps://doi.org/10.1016/b978-0-444-81704-4.50016-8openalex-snapshot
Massive Parallelism in Inference Systems
inferred← citeshttps://doi.org/10.1016/b978-0-444-81784-6.50046-4openalex-snapshot
A data parallel implementation of the TRFD program from the Perfect benchmarks
inferred← citeshttps://doi.org/10.1016/b978-0-444-81837-9.50010-5openalex-snapshot
An Object-Oriented Approach for Programming the Connection Machine
inferred← citeshttps://doi.org/10.1016/j.amc.2023.128343openalex-snapshot
Link fault tolerance of BC networks and folded hypercubes on h-extra r-component edge-connectivity
inferred← citeshttps://doi.org/10.1016/j.ins.2007.06.013openalex-snapshot
Conditional edge-fault-tolerant edge-bipancyclicity of hypercubes
inferred← citeshttps://doi.org/10.1016/j.ins.2008.08.011openalex-snapshot
The bipancycle-connectivity of the hypercube
inferred← citeshttps://doi.org/10.1016/j.ins.2010.09.028openalex-snapshot
Conditional edge-fault-tolerant Hamiltonicity of dual-cubes
inferred← citeshttps://doi.org/10.1016/j.ins.2010.12.011openalex-snapshot
Efficient unicast in bijective connection networks with the restricted faulty node set
inferred← citeshttps://doi.org/10.1016/j.ins.2014.11.008openalex-snapshot
Various cycles embedding in faulty balanced hypercubes
inferred← citeshttps://doi.org/10.1016/j.ipl.2006.12.016openalex-snapshot
Cycles embedding in hypercubes with node failures
inferred← citeshttps://doi.org/10.1016/j.jpdc.2004.06.013openalex-snapshot
The impact of grain size on the efficiency of embedded SIMD image processing architectures
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.03.007openalex-snapshot
FPGA-based many-core System-on-Chip design
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.03.001openalex-snapshot
Heterogeneity of abstractions in EDA tools: Reviewing models of computation for many-core systems targeting intensive signal processing applications
inferred← citeshttps://doi.org/10.1016/j.tcs.2007.07.005openalex-snapshot
The bipanconnectivity and m -panconnectivity of the folded hypercube
inferred← citeshttps://doi.org/10.1016/s0065-2458(08)60178-3openalex-snapshot
Algorithm-Specific Parallel Processing with Linear Processing Arrays
inferred← citeshttps://doi.org/10.1016/s1076-5670(08)70175-7openalex-snapshot
Near-Sensor Image Processing
inferred← citeshttps://doi.org/10.1016/s1383-7621(99)00005-3openalex-snapshot
Impact of the memory interface structure in the memory-processor integrated architecture for computer vision
inferred← citeshttps://doi.org/10.1023/b:supe.0000014803.83151.dcopenalex-snapshot
Efficient Collective Communications in Dual-Cube
inferred← citeshttps://doi.org/10.1049/ip-e.1991.0026openalex-snapshot
Extending parallelism to memory hierarchies in massively parallel systems
inferred← citeshttps://doi.org/10.1049/ip-g-2.1991.0100openalex-snapshot
PACE: A regular array for implementing regularly and irregularly structured algorithms
inferred← citeshttps://doi.org/10.1049/ip-g-2.1992.0082openalex-snapshot
Performance trade-offs of globally clocked data-driven arrays
inferred← citeshttps://doi.org/10.1063/1.39532openalex-snapshot
Effects of various event building techniques on data acquisition system architectures
inferred← citeshttps://doi.org/10.1080/02533839.1995.9677700openalex-snapshot
PPT: A parallel programming tool for distributed memory multiprocessors
inferred← citeshttps://doi.org/10.1080/02533839.2009.9671581openalex-snapshot
A new presentation of Metacubes for algorithmic design and case studies: Parallel prefix computation and parallel sorting
inferred← citeshttps://doi.org/10.1080/17445760.2024.2417871openalex-snapshot
Optimal embedding of hypercube into exchanged hypercube and optical multi-mesh hypercube
inferred← citeshttps://doi.org/10.1080/17445760500355538openalex-snapshot
A limited-global information model for fault-tolerant routing in dual-cube
inferred← citeshttps://doi.org/10.1109/12.237726openalex-snapshot
Manipulating general vectors on synchronous binary n-cube
inferred← citeshttps://doi.org/10.1109/2.121473openalex-snapshot
Massively parallel model matching: geometric hashing on the Connection Machine
inferred← citeshttps://doi.org/10.1109/2944.778315openalex-snapshot
Translucent smart pixel array (TRANSPAR) chips for high throughput networks and SIMD signal processing
inferred← citeshttps://doi.org/10.1109/34.87339openalex-snapshot
Adaptive smoothing: a general tool for early vision
inferred← citeshttps://doi.org/10.1109/38.59037openalex-snapshot
Line-drawing algorithms for parallel machines
inferred← citeshttps://doi.org/10.1109/40.342019openalex-snapshot
Vertical processing systems: a survey
inferred← citeshttps://doi.org/10.1109/4434.641622openalex-snapshot
Is an alligator better than an armadillo? [interconnection networks]
inferred← citeshttps://doi.org/10.1109/5.48828openalex-snapshot
Computational models and resource allocation for supercomputers
inferred← citeshttps://doi.org/10.1109/5.48833openalex-snapshot
Using the multistage cube network topology in parallel supercomputers
inferred← citeshttps://doi.org/10.1109/69.43408openalex-snapshot
The impact of optics on data and knowledge base systems
inferred← citeshttps://doi.org/10.1109/71.149959openalex-snapshot
SNAP: a market-propagation architecture for knowledge processing
inferred← citeshttps://doi.org/10.1109/71.180627openalex-snapshot
Performance analysis of the communication architecture of the Connection Machine
inferred← citeshttps://doi.org/10.1109/71.207596openalex-snapshot
Data management and control-flow aspects of an SIMD/SPMD parallel language/compiler
inferred← citeshttps://doi.org/10.1109/71.246071openalex-snapshot
NETRA: a hierarchical and partitionable architecture for computer vision systems
inferred← citeshttps://doi.org/10.1109/71.313127openalex-snapshot
The classification, fusion, and parallelization of array language primitives
inferred← citeshttps://doi.org/10.1109/71.395400openalex-snapshot
Algorithms and properties of a new two-level network with folded hypercubes as basic modules
inferred← citeshttps://doi.org/10.1109/71.532117openalex-snapshot
Network-based multicomputers: a practical supercomputer architecture
inferred← citeshttps://doi.org/10.1109/71.80130openalex-snapshot
A distributed management scheme for partitionable parallel computers
inferred← citeshttps://doi.org/10.1109/71.80160openalex-snapshot
Hypertool: a programming aid for message-passing systems
inferred← citeshttps://doi.org/10.1109/71.86105openalex-snapshot
Eliminating memory for fragmentation within partitionable SIMD/SPMD machines
inferred← citeshttps://doi.org/10.1109/71.954632openalex-snapshot
Impact of workload and system parameters on next generation cluster scheduling mechanisms
inferred← citeshttps://doi.org/10.1109/83.336244openalex-snapshot
Near-sensor image processing: a new paradigm
inferred← citeshttps://doi.org/10.1109/92.486079openalex-snapshot
System design for pixel-parallel image processing
inferred← citeshttps://doi.org/10.1109/asap.1990.145472openalex-snapshot
PASIC. A sensor/processor array for computer vision
inferred← citeshttps://doi.org/10.1109/asap.1994.331799openalex-snapshot
A variable-precision interval arithmetic processor
inferred← citeshttps://doi.org/10.1109/camp.1995.521020openalex-snapshot
Towards the empirical design of massively parallel arrays for spatially mapped applications
inferred← citeshttps://doi.org/10.1109/cccm.2008.191openalex-snapshot
The GJCode(s, t): A Scalable Hypercube Based on the Combination Gray Code with Johnson Code
inferred← citeshttps://doi.org/10.1109/ccece.1993.332431openalex-snapshot
On a methodology for the design and evaluation of a class of application-oriented parallel computer architectures
inferred← citeshttps://doi.org/10.1109/ccece.1999.807239openalex-snapshot
A tightly coupled hybrid SIMD/SISD system
inferred← citeshttps://doi.org/10.1109/cdc.1991.261701openalex-snapshot
Data parallel solutions of dimensionality problems in stochastic dynamic programming
inferred← citeshttps://doi.org/10.1109/cit.2011.11openalex-snapshot
Designing Efficient Parallel Prefix Sum Algorithms for GPUs
inferred← citeshttps://doi.org/10.1109/cmpcon.1989.301916openalex-snapshot
Some design issues of disk arrays
inferred← citeshttps://doi.org/10.1109/cmpsac.1989.65063openalex-snapshot
An introduction to the portable parallel programming language Seymour
inferred← citeshttps://doi.org/10.1109/cmpsac.1991.170156openalex-snapshot
Aspects of mapping tasks onto parallel processing systems
inferred← citeshttps://doi.org/10.1109/cmpsac.1991.170211openalex-snapshot
Execution mode management and CU/PE overlap in an SIMD/SPMD parallel language/compiler
inferred← citeshttps://doi.org/10.1109/cse.2011.69openalex-snapshot
A Systematic Algorithm for Embedding Hamiltonian Cycle in Hierarchical Crossed Cubes
inferred← citeshttps://doi.org/10.1109/cw.2002.1180864openalex-snapshot
From dual-cube to metacube: efficient low-degree alternatives to hypercube
inferred← citeshttps://doi.org/10.1109/dsd.2012.57openalex-snapshot
Extending MARTE to Support the Specification and the Generation of Data Intensive Applications for Massively Parallel SoC
inferred← citeshttps://doi.org/10.1109/dspws.2002.1231129openalex-snapshot
Fast vector median filter implementation using the color pack instruction set
inferred← citeshttps://doi.org/10.1109/ecctd.2007.4529544openalex-snapshot
Relating Cellular Non-linear Networks to Threshold Logic and Single Instruction Multiple Data computing models
inferred← citeshttps://doi.org/10.1109/eeis.1989.720021openalex-snapshot
Multitrocessors - Classification and Software Tools
inferred← citeshttps://doi.org/10.1109/eesco.2015.7253864openalex-snapshot
Comparison of properties affecting the performance of Hypercube Interconnection networks
inferred← citeshttps://doi.org/10.1109/fdmpp.1992.588640openalex-snapshot
Metrics for Metrics: Why It Is Difficult to Compare Interconnection Networks Or How Would You Compare an Alligator to an Armadillo?
inferred← citeshttps://doi.org/10.1109/fmpc.1988.47431openalex-snapshot
A high performance parallel approach to medial imaging
inferred← citeshttps://doi.org/10.1109/fmpc.1988.47443openalex-snapshot
A homogeneous computational model for spatial inference on massively-parallel architectures
inferred← citeshttps://doi.org/10.1109/fmpc.1988.47451openalex-snapshot
Parallel frequency domain adaptive line enhancer
inferred← citeshttps://doi.org/10.1109/fmpc.1988.47477openalex-snapshot
A model of task migration in partitionable parallel processing systems
inferred← citeshttps://doi.org/10.1109/fmpc.1990.89437openalex-snapshot
Hash table and sorted array: a case study of multi-entry data structures in massively parallel systems
inferred← citeshttps://doi.org/10.1109/fmpc.1990.89469openalex-snapshot
Efficient masking techniques for large-scale SIMD architectures
inferred← citeshttps://doi.org/10.1109/fmpc.1990.89490openalex-snapshot
Data management and control-flow constructs in a SIMD/SPMD parallel language/compiler
inferred← citeshttps://doi.org/10.1109/fmpc.1992.234873openalex-snapshot
Program transformation in massively parallel systems
inferred← citeshttps://doi.org/10.1109/fskd.2012.6234187openalex-snapshot
A linear algorithm for embedding of cycles in crossed cubes
inferred← citeshttps://doi.org/10.1109/ftdcs.1990.138334openalex-snapshot
Issues on designing server squads for future large-scale distributed and parallel computing systems
inferred← citeshttps://doi.org/10.1109/hicss.1992.183155openalex-snapshot
A heterogeneous parallel accelerator for image analysis and radar signal processing
inferred← citeshttps://doi.org/10.1109/hicss.1993.284083openalex-snapshot
A parallel programming tool for single program multiple data model on distributed memory multiprocessors
inferred← citeshttps://doi.org/10.1109/hpcasia.2005.48openalex-snapshot
Hypercube and its variant networks: a topological evaluation
inferred← citeshttps://doi.org/10.1109/hpdc.1994.340240openalex-snapshot
Data reshuffling in support of fast I/O for distributed-memory machines
inferred← citeshttps://doi.org/10.1109/iccd.1995.528921openalex-snapshot
An empirical study of datapath, memory hierarchy, and network in SIMD array architectures
inferred← citeshttps://doi.org/10.1109/iccs.1994.474215openalex-snapshot
Parallel simulation of electromagnetic fields for telecommunication applications
inferred← citeshttps://doi.org/10.1109/iccse.2010.5593648openalex-snapshot
Broadcast in bijective connection networks with the restricted faulty node set
inferred← citeshttps://doi.org/10.1109/icdsp.2002.1028321openalex-snapshot
Impulse noise removal on an embedded, low memory SIMD processor
inferred← citeshttps://doi.org/10.1109/iceccs.1995.479353openalex-snapshot
Dynamic task migration from SIMD to SPMD virtual machines
inferred← citeshttps://doi.org/10.1109/icpads.2001.934835openalex-snapshot
Fault-tolerant routing and disjoint paths in dual-cube: a new interconnection network
inferred← citeshttps://doi.org/10.1109/icpp.1994.187openalex-snapshot
Strategies for the Massively Parallel Simulation of Interconnection Networks
inferred← citeshttps://doi.org/10.1109/icpp.1994.98openalex-snapshot
Dynamic Task Migration from SPMD to SIMD Virtual Machines
inferred← citeshttps://doi.org/10.1109/icpr.1990.119371openalex-snapshot
PASIC: a smart sensor for computer vision
inferred← citeshttps://doi.org/10.1109/icpr.1990.119442openalex-snapshot
Exploiting data parallelism in vision on the Connection Machine system
inferred← citeshttps://doi.org/10.1109/icrc53822.2021.00029openalex-snapshot
Basic Operations And Structure Of An FPGA Accelerator For Parallel Bit Pattern Computation
inferred← citeshttps://doi.org/10.1109/ieem.2016.7798149openalex-snapshot
Layout design for large scale problems with a hybridized clustering based heuristic method
inferred← citeshttps://doi.org/10.1109/iembs.1990.691834openalex-snapshot
A Neural Network Learning Algorithm For Development Of Diagnostic Decision Strategies
inferred← citeshttps://doi.org/10.1109/igcc.2018.8752114openalex-snapshot
A Gate-Level Approach To Compiling For Quantum Computers
inferred← citeshttps://doi.org/10.1109/igsc48788.2019.8957188openalex-snapshot
Parallel Bit Pattern Computing
inferred← citeshttps://doi.org/10.1109/ipdps.2003.1213395openalex-snapshot
A limited-global information model for fault-tolerant routing in dual-cubes
inferred← citeshttps://doi.org/10.1109/ipps.1992.223076openalex-snapshot
Exploiting concurrency among tasks in partitionable parallel processing systems
inferred← citeshttps://doi.org/10.1109/ipps.1993.262888openalex-snapshot
Mapping onto three classes of parallel machines: a case study using the cyclic reduction algorithm
inferred← citeshttps://doi.org/10.1109/ipps.1995.395958openalex-snapshot
Compiler techniques for increasing CU/PE overlap in SIMD machines
inferred← citeshttps://doi.org/10.1109/isca.1994.288153openalex-snapshot
Architecture and evaluation of a high-speed networking subsystem for distributed-memory systems
inferred← citeshttps://doi.org/10.1109/jproc.2015.2435018openalex-snapshot
Evolution of Memory Architecture
inferred← citeshttps://doi.org/10.1109/mm.2026.3667414openalex-snapshot
A Retrospective Walk Down the “Processing in Memory” Lane
inferred← citeshttps://doi.org/10.1109/mppoi.1998.682125openalex-snapshot
TRANslucent smart pixel ARray (TRANSPAR) chips for high throughput networks and SIMD signal processing
inferred← citeshttps://doi.org/10.1109/nas.2007.52openalex-snapshot
The bi-panconnectivity of the hypercube
inferred← citeshttps://doi.org/10.1109/pdcat.2003.1236261openalex-snapshot
Fault-tolerant cycle embedding in dual-cube with node faulty
inferred← citeshttps://doi.org/10.1109/pdcat.2007.15openalex-snapshot
Multiprocessor Scheduling for Distance-Constrained Task Systems
inferred← citeshttps://doi.org/10.1109/pdcat.2007.9openalex-snapshot
An Algorithm for Constructing Hamiltonian Cycle in Metacube Networks
inferred← citeshttps://doi.org/10.1109/pdcat.2009.63openalex-snapshot
Node-to-Set Disjoint-path Routing in Metacube
inferred← citeshttps://doi.org/10.1109/robot.1989.100137openalex-snapshot
Computer architectures for robot control: a comparison and a new processor delivering 20 real MFLOPS
inferred← citeshttps://doi.org/10.1109/secon.1989.132469openalex-snapshot
The Knuth-Bendix algorithm in parallel architecture
inferred← citeshttps://doi.org/10.1109/spdp.1990.143582openalex-snapshot
Accelerated learning on the connection machine
inferred← citeshttps://doi.org/10.1109/spdp.1992.242709openalex-snapshot
Single processor-pool MSIMD/MIMD architectures
inferred← citeshttps://doi.org/10.1109/superc.1988.74131openalex-snapshot
Spectral solution of the incompressible Navier-Stokes equations on the Connection Machine 2
inferred← citeshttps://doi.org/10.1109/test.1990.114049openalex-snapshot
CMP3F: a high speed fault simulator for the Connection Machine
inferred← citeshttps://doi.org/10.1109/tpds.2005.12openalex-snapshot
The UCSC Kestrel parallel processor
inferred← citeshttps://doi.org/10.1109/tse.2005.26openalex-snapshot
Retargeting sequential image-processing programs for data parallel execution
inferred← citeshttps://doi.org/10.1109/wcre.2003.1287234openalex-snapshot
Extracting an explicitly data-parallel representation of image-processing programs
inferred← citeshttps://doi.org/10.1109/whp.1993.664367openalex-snapshot
A Framework for Compile-Time Selection of Parallel Modes in an Simd/spmd Heterogeneous Environment
inferred← citeshttps://doi.org/10.1137/1.9781611971705.ch3openalex-snapshot
3. A Bibliography on Parallel and Vector Numerical Algorithms
inferred← citeshttps://doi.org/10.1137/s0097539797326502openalex-snapshot
Automatic Methods for Hiding Latency in Parallel and Distributed Computation
inferred← citeshttps://doi.org/10.1142/s0129053389000135openalex-snapshot
PARALLEL MATRIX MULTIPLICATION ON THE CONNECTION MACHINE
inferred← citeshttps://doi.org/10.1142/s021800149800021xopenalex-snapshot
An Adaptive Parallel Computer Vision System
inferred← citeshttps://doi.org/10.1145/1265949.1265956openalex-snapshot
A self-organizing defect tolerant SIMD architecture
inferred← citeshttps://doi.org/10.1145/1402946.1402967openalex-snapshot
A scalable, commodity data center network architecture
inferred← citeshttps://doi.org/10.1145/1402958.1402967openalex-snapshot
A scalable, commodity data center network architecture
inferred← citeshttps://doi.org/10.1145/169627.169786openalex-snapshot
Parallel access to files in the Vesta file system
inferred← citeshttps://doi.org/10.1145/181181.181335openalex-snapshot
Architecture implications of high-speed I/O for distributed-memory computers
showing the first 200 of 252 · page through all 252
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.