On the public citation graph

Performance of iterative computation in self-timed rings

https://doi.org/10.1007/bf02108187
0 signed · 62 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/bf01660034openalex-snapshot
Compiling communicating processes into delay-insensitive VLSI circuits
inferredcites →https://doi.org/10.1016/s0022-0000(71)80013-2openalex-snapshot
Marked directed graphs
inferredcites →https://doi.org/10.1049/ip-i-1.1981.0010openalex-snapshot
Introduction to V.L.S.I. Systems
inferredcites →https://doi.org/10.1109/4.98986openalex-snapshot
A zero-overhead self-timed 160-ns 54-b CMOS divider
inferredcites →https://doi.org/10.1109/43.41504openalex-snapshot
Automatic synthesis of asynchronous circuits from high-level specifications
inferredcites →https://doi.org/10.1109/tse.1980.230492openalex-snapshot
Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets
inferredcites →https://doi.org/10.1145/63526.63532openalex-snapshot
Micropipelines
inferredcites →https://doi.org/10.21236/ada447732openalex-snapshot
Performance Analysis and Optimization of Asynchronous Circuits Produced by Martin Synthesis
inferredcites →https://doi.org/10.21236/ada447734openalex-snapshot
Performance Analysis and Optimization of Asynchronous Circuits
inferredcites →https://doi.org/10.6100/ir25052openalex-snapshot
Classification and composition of delay-insensitive circuits
inferredcites →https://doi.org/10.7146/dpb.v16i228.7577openalex-snapshot
Self-Timed Iteration

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/0471224146.biblioopenalex-snapshot
References
inferred← citeshttps://doi.org/10.1007/11847083_57openalex-snapshot
QDI Latches Characteristics and Asynchronous Linear-Pipeline Performance Analysis
inferred← citeshttps://doi.org/10.1007/978-1-4757-3385-3openalex-snapshot
Principles of Asynchronous Circuit Design
inferred← citeshttps://doi.org/10.1007/978-3-319-27119-4_11openalex-snapshot
Prevent Deadlock and Remove Blocking for Self-Timed Systems
inferred← citeshttps://doi.org/10.1007/978-3-540-89287-8_13openalex-snapshot
Elasticity and Petri Nets
inferred← citeshttps://doi.org/10.1007/bf02717181openalex-snapshot
Efficient algorithms for approximate time separation of events
inferred← citeshttps://doi.org/10.1016/0167-9260(93)90035-bopenalex-snapshot
Delay-insensitive multi-ring structures
inferred← citeshttps://doi.org/10.1016/s0167-9317(00)80065-9openalex-snapshot
Asynchronous circuits and systems : a promising design alternative
inferred← citeshttps://doi.org/10.1049/ip-cds:19960709openalex-snapshot
High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits
inferred← citeshttps://doi.org/10.1049/ip-cds:20030343openalex-snapshot
Performance analysis and optimisation of NCL self-timed rings
inferred← citeshttps://doi.org/10.1109/4.475709openalex-snapshot
SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor
inferred← citeshttps://doi.org/10.1109/4.475710openalex-snapshot
A 64-b microprocessor with multimedia support
inferred← citeshttps://doi.org/10.1109/4.508214openalex-snapshot
A new asynchronous pipeline scheme: application to the design of a self-timed ring divider
inferred← citeshttps://doi.org/10.1109/4.641690openalex-snapshot
Skew-tolerant domino circuits
inferred← citeshttps://doi.org/10.1109/43.775628openalex-snapshot
Timing analysis of asynchronous systems using time separation of events
inferred← citeshttps://doi.org/10.1109/43.875262openalex-snapshot
Symbolic timing analysis of asynchronous systems
inferred← citeshttps://doi.org/10.1109/5.740022openalex-snapshot
Two FIFO ring performance experiments
inferred← citeshttps://doi.org/10.1109/async.1997.587181openalex-snapshot
A FIFO ring performance experiment
inferred← citeshttps://doi.org/10.1109/async.1998.666490openalex-snapshot
A FIFO data switch design experiment
inferred← citeshttps://doi.org/10.1109/async.1999.761525openalex-snapshot
Symbolic time separation of events
inferred← citeshttps://doi.org/10.1109/async.2002.1000298openalex-snapshot
A dual-mode synchronous/asynchronous CORDIC processor
inferred← citeshttps://doi.org/10.1109/async.2008.23openalex-snapshot
Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic
inferred← citeshttps://doi.org/10.1109/async.2013.12openalex-snapshot
Statistical Static Timing Analysis of Conditional Asynchronous Circuits Using Model-Based Simulation
inferred← citeshttps://doi.org/10.1109/async.2014.14openalex-snapshot
Argo: A Time-Elastic Time-Division-Multiplexed NOC Using Asynchronous Routers
inferred← citeshttps://doi.org/10.1109/cdciem.2012.198openalex-snapshot
Throughput Analysis of Data-driven Asynchronous Pipelines via Event-driven Simulation
inferred← citeshttps://doi.org/10.1109/dcas.2007.4433218openalex-snapshot
Dual-Threshold Voltage Technique for Asynchronous Pre-Charge Full Buffer Linear-Pipelines
inferred← citeshttps://doi.org/10.1109/edtc.1996.494148openalex-snapshot
Asynchronous SRT dividers: the real cost
inferred← citeshttps://doi.org/10.1109/hpcc-css-icess.2015.109openalex-snapshot
On the Design of High-Performance and Energy-Efficient Probabilistic Self-Timed Systems
inferred← citeshttps://doi.org/10.1109/iccad.1996.569415openalex-snapshot
Static timing analysis for self resetting circuits
inferred← citeshttps://doi.org/10.1109/iccad.2007.4397291openalex-snapshot
A general model for performance optimization of sequential systems
inferred← citeshttps://doi.org/10.1109/iccad.2008.4681613openalex-snapshot
Performance optimization of elastic systems using buffer resizing and buffer insertion
inferred← citeshttps://doi.org/10.1109/icecs.2007.4511233openalex-snapshot
Performance Modeling and Analysis of Asynchronous Linear-Pipeline with Time Variable Delays
inferred← citeshttps://doi.org/10.1109/icecs.2008.4675095openalex-snapshot
Asynchronous Linear Pipelines: An efficient-optimal pipelining algorithm
inferred← citeshttps://doi.org/10.1109/icvd.1996.489638openalex-snapshot
Self timed division and square-root extraction
inferred← citeshttps://doi.org/10.1109/memcod.2010.5558639openalex-snapshot
Elastic systems
inferred← citeshttps://doi.org/10.1109/rme.2008.4595712openalex-snapshot
Optimal asynchronous linear-pipelines
inferred← citeshttps://doi.org/10.1109/sips.2004.1363042openalex-snapshot
Run-time Reconfigurable Adaptive Signal Processing System with Asynchronous Dynamic Pipelining: A Case Study of DLMS ADFE
inferred← citeshttps://doi.org/10.1109/tc.2006.143openalex-snapshot
Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic
inferred← citeshttps://doi.org/10.1109/tcad.2009.2030436openalex-snapshot
Elastic Circuits
inferred← citeshttps://doi.org/10.1109/tcad.2018.2846642openalex-snapshot
On the Design of Time-Constrained and Buffer-Optimal Self-Timed Pipelines
inferred← citeshttps://doi.org/10.1109/tcsi.2005.851694openalex-snapshot
Self-timed dynamically pipelined adaptive signal processing system: a case study of DLMS equalizer for read channel
inferred← citeshttps://doi.org/10.1109/tvlsi.2008.2012054openalex-snapshot
Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic
inferred← citeshttps://doi.org/10.1109/vtsa.1995.524672openalex-snapshot
Delay analysis of micropipelines
inferred← citeshttps://doi.org/10.1117/12.448640openalex-snapshot
On digit-recurrence division algorithms for self-timed circuits
inferred← citeshttps://doi.org/10.1145/2043643.2043648openalex-snapshot
Microarchitectural Transformations Using Elasticity
inferred← citeshttps://doi.org/10.1201/9781420037203.ch5openalex-snapshot
Low-Power Asynchronous Processors
inferred← citeshttps://doi.org/10.25549/usctheses-c16-665866openalex-snapshot
Single-track asynchronous pipeline template
inferred← citeshttps://doi.org/10.5121/ijdps.2012.3115openalex-snapshot
Implementation Of Low Power And Low Energy Synchronous Sapt Logic
inferred← citeshttps://doi.org/10.5555/244522.244542openalex-snapshot
Static timing analysis for self resetting circuits
inferred← citeshttps://doi.org/10.5555/787259.787587openalex-snapshot
Asynchronous SRT dividers: the real cost
inferred← citeshttps://doi.org/10.7146/dpb.v24i499.7027openalex-snapshot
Exponentiation, Modular Multiplication and VLSI Implementation of High-Speed RSA Cryptography
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.