On the public citation graph

Profile-assisted instruction scheduling

https://doi.org/10.1007/bf02577873
0 signed · 50 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/spe.4380211204openalex-snapshot
Using profile information to assist classic code optimizations
inferredcites →https://doi.org/10.1007/bf01205185openalex-snapshot
The superblock: An effective technique for VLIW and superscalar compilation
inferredcites →https://doi.org/10.1109/12.24269openalex-snapshot
Run-time disambiguation: coping with statically unpredictable dependencies
inferredcites →https://doi.org/10.1109/2.19820openalex-snapshot
The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs
inferredcites →https://doi.org/10.1109/hicss.1993.283949openalex-snapshot
The benefit of predicated execution for software pipelining
inferredcites →https://doi.org/10.1109/micro.1988.639244openalex-snapshot
Trace Selection For Compiling Large C Application Programs To Microcode
inferredcites →https://doi.org/10.1109/micro.1992.697012openalex-snapshot
Code Generation Schema For Modulo Scheduled Loops
inferredcites →https://doi.org/10.1109/tc.1981.1675827openalex-snapshot
Trace Scheduling: A Technique for Global Microcode Compaction
inferredcites →https://doi.org/10.1145/1014192.802449openalex-snapshot
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing
inferredcites →https://doi.org/10.1145/115952.115979openalex-snapshot
IMPACT
inferredcites →https://doi.org/10.1145/12276.13338openalex-snapshot
Global register allocation at link time
inferredcites →https://doi.org/10.1145/123465.123509openalex-snapshot
GURPR*
inferredcites →https://doi.org/10.1145/143365.143529openalex-snapshot
Sentinel scheduling for VLIW and superscalar processors
inferredcites →https://doi.org/10.1145/144965.145795openalex-snapshot
Code generation schema for modulo scheduled loops
inferredcites →https://doi.org/10.1145/144965.145796openalex-snapshot
Enhanced modulo scheduling for loops with conditional branches
inferredcites →https://doi.org/10.1145/17356.17402openalex-snapshot
Reducing the cost of branches
inferredcites →https://doi.org/10.1145/325096.325160openalex-snapshot
Boosting beyond static scheduling in a superscalar processor
inferredcites →https://doi.org/10.1145/36204.36201openalex-snapshot
A VLIW architecture for a trace scheduling compiler
inferredcites →https://doi.org/10.1145/53990.54022openalex-snapshot
Software pipelining: an effective scheduling technique for VLIW machines
inferredcites →https://doi.org/10.1145/567067.567085openalex-snapshot
Conversion of control dependence to data dependence
inferredcites →https://doi.org/10.1145/68182.68185openalex-snapshot
Overlapped loop support in the Cydra 5
inferredcites →https://doi.org/10.1145/74818.74840openalex-snapshot
Inline function expansion for compiling C programs
inferredcites →https://doi.org/10.1145/74925.74951openalex-snapshot
Comparing software and hardware schemes for reducing the cost of branches
inferredcites →https://doi.org/10.1145/74925.74953openalex-snapshot
Achieving high instruction cache performance with an optimizing compiler
inferredcites →https://doi.org/10.1145/93548.93550openalex-snapshot
Profile guided code positioning
inferredcites →https://doi.org/10.1145/989393.989415openalex-snapshot
Global register allocation at link time
inferredcites →https://doi.org/10.1145/989393.989420openalex-snapshot
Software pipelining
inferredcites →https://doi.org/10.1145/989393.989433openalex-snapshot
Profile guided code positioning
inferredcites →https://doi.org/10.1177/109434208900300302openalex-snapshot
The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers
inferredcites →https://doi.org/10.5555/62504.62511openalex-snapshot
Trace selection for compiling large C application programs to microcode

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/3-540-36265-7_47openalex-snapshot
Dynamic Path Profile Aided Recompilation in a JAVA Just-In-Time Compiler
inferred← citeshttps://doi.org/10.1007/3-540-44520-x_31openalex-snapshot
Load Scheduling with Profile Information
inferred← citeshttps://doi.org/10.1109/12.931893openalex-snapshot
Continuous program optimization: Design and evaluation
inferred← citeshttps://doi.org/10.1109/cgo.2006.10openalex-snapshot
Compiling for EDGE Architectures
inferred← citeshttps://doi.org/10.1109/hpca57654.2024.00067openalex-snapshot
Tessel: Boosting Distributed Execution of Large DNN Models via Flexible Schedule Search
inferred← citeshttps://doi.org/10.1109/jproc.2004.840305openalex-snapshot
A Survey of Adaptive Optimization in Virtual Machines
inferred← citeshttps://doi.org/10.1109/scam.2003.1238045openalex-snapshot
Checking program profiles
inferred← citeshttps://doi.org/10.1109/tpds.2024.3466913openalex-snapshot
Efficient Schedule Construction for Distributed Execution of Large DNN Models
inferred← citeshttps://doi.org/10.1145/1188966.1188973openalex-snapshot
A framework for reducing instruction scheduling overhead in dynamic compilers
inferred← citeshttps://doi.org/10.1145/1450058.1450079openalex-snapshot
Scheduling task dependence graphs with variable task execution times onto heterogeneous multiprocessors
inferred← citeshttps://doi.org/10.1145/258915.258923openalex-snapshot
Dynamic feedback
inferred← citeshttps://doi.org/10.1145/258916.258923openalex-snapshot
Dynamic feedback
inferred← citeshttps://doi.org/10.1145/312203.312210openalex-snapshot
Eliminating synchronization overhead in automatically parallelized programs using dynamic feedback
inferred← citeshttps://doi.org/10.1145/3689739openalex-snapshot
Fully Verified Instruction Scheduling
inferred← citeshttps://doi.org/10.1145/605397.605419openalex-snapshot
Dynamic dead-instruction detection and elimination
inferred← citeshttps://doi.org/10.1145/605432.605419openalex-snapshot
Dynamic dead-instruction detection and elimination
inferred← citeshttps://doi.org/10.1145/635506.605419openalex-snapshot
Dynamic dead-instruction detection and elimination
inferred← citeshttps://doi.org/10.1145/635508.605419openalex-snapshot
Dynamic dead-instruction detection and elimination
inferred← citeshttps://doi.org/10.1145/778559.778562openalex-snapshot
Continuous program optimization
inferred← citeshttps://doi.org/10.51791/njap.v45i5.220openalex-snapshot
Growth performance of broiler birds fed varying dietary levels of artemisia annua (sweet wormwood)
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.