On the public citation graph

Towards a pipelined Prolog processor

0 signed · 88 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1145/800046.801682openalex-snapshot

Overview to the Fifth Generation Computer System project

inferredcites →https://doi.org/10.1147/rd.273.0237openalex-snapshot

The 801 Minicomputer

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/spe.4380220302openalex-snapshot

Efficient prolog programming

inferred← citeshttps://doi.org/10.1007/3-540-16479-0_19openalex-snapshot

Design and evaluation of a Prolog compiler

inferred← citeshttps://doi.org/10.1007/3-540-16492-8_62openalex-snapshot

An abstract machine for restricted AND-parallel execution of logic programs

inferred← citeshttps://doi.org/10.1007/3-540-16492-8_70openalex-snapshot

How to invent a Prolog machine

inferred← citeshttps://doi.org/10.1007/3-540-16492-8_73openalex-snapshot

A Prolog processor based on a pattern matching memory device

inferred← citeshttps://doi.org/10.1007/3-540-17945-3_24openalex-snapshot

Optimistic and-parallelism in Prolog

inferred← citeshttps://doi.org/10.1007/3-540-18024-9_26openalex-snapshot

An optimizing prolog compiler

inferred← citeshttps://doi.org/10.1007/3-540-18024-9_31openalex-snapshot

Fast execution mechanisms of parallel inference engine PIE: PIEpelined goal rewriting and goal multicasting

inferred← citeshttps://doi.org/10.1007/3-540-18203-9_15openalex-snapshot

Computer architectures for artificial intelligence

inferred← citeshttps://doi.org/10.1007/3-540-18203-9_5openalex-snapshot

Parallel inference machines

inferred← citeshttps://doi.org/10.1007/3-540-55425-4_1openalex-snapshot

Potentiality of parallelism in logic

inferred← citeshttps://doi.org/10.1007/3-540-55460-2_13openalex-snapshot

Prolog semantics for measuring space consumption

inferred← citeshttps://doi.org/10.1007/3-540-57186-8_91openalex-snapshot

Abstract complexity of prolog based on WAM

inferred← citeshttps://doi.org/10.1007/978-1-4613-1619-0_10openalex-snapshot

Unify with Active Memory

inferred← citeshttps://doi.org/10.1007/978-1-4613-1679-4_1openalex-snapshot

ICM3: Design and evaluation of an Inference Crunching Machine

inferred← citeshttps://doi.org/10.1007/978-1-4613-1679-4_45openalex-snapshot

The Unification Processor by Pipeline Method

inferred← citeshttps://doi.org/10.1007/978-1-4615-2690-2_12openalex-snapshot

To Trim or Not to Trim?

inferred← citeshttps://doi.org/10.1007/978-1-4615-3752-6_10openalex-snapshot

An Extended Prolog Instruction Set for RISC Processors

inferred← citeshttps://doi.org/10.1007/978-3-642-88719-2_8openalex-snapshot

Prolog-Arbeiten in Karlsruhe

inferred← citeshttps://doi.org/10.1007/978-94-009-5044-3_5openalex-snapshot

Implementation Issues of Logic Programming Languages

inferred← citeshttps://doi.org/10.1007/978-94-009-5044-3_9openalex-snapshot

Hardware Architectures for Logic Programming

inferred← citeshttps://doi.org/10.1007/bf02943409openalex-snapshot

Improvements to the control techniques of sequential inference machines — From instructions to hardware organization

inferred← citeshttps://doi.org/10.1007/bf03037142openalex-snapshot

A partial evaluation system for Prolog: some practical considerations

inferred← citeshttps://doi.org/10.1007/bf03037382openalex-snapshot

Sequential Prolog machine PEK

inferred← citeshttps://doi.org/10.1007/bf03037460openalex-snapshot

How to invent a Prolog machine

inferred← citeshttps://doi.org/10.1007/bfb0014984openalex-snapshot

Or-parallel execution models of Prolog

inferred← citeshttps://doi.org/10.1007/bfb0022098openalex-snapshot

Enhancing configuration facilities in software development: A logic approach

inferred← citeshttps://doi.org/10.1016/0096-0551(93)90016-topenalex-snapshot

Partial evaluation grammars

inferred← citeshttps://doi.org/10.1016/0165-6074(87)90048-2openalex-snapshot

Design considerations on a VLSI Prolog interpreter

inferred← citeshttps://doi.org/10.1016/0165-6074(87)90049-4openalex-snapshot

Intermediate code for the sequential Prolog machine PEK

inferred← citeshttps://doi.org/10.1016/0165-6074(91)90392-7openalex-snapshot

Prolog on a RISC: Implementation and evaluation

inferred← citeshttps://doi.org/10.1016/0167-739x(93)90016-iopenalex-snapshot

Exploiting OR-parallelism in logic programs: A review

inferred← citeshttps://doi.org/10.1016/0304-3975(93)90340-yopenalex-snapshot

On computational complexity of Prolog programs

inferred← citeshttps://doi.org/10.1016/0306-4573(87)90115-4openalex-snapshot

A logical framework for the correction of spelling errors in electronic documents

inferred← citeshttps://doi.org/10.1016/0743-1066(84)90024-4openalex-snapshot

A KWIC (key word in context) bibliography on prolog and logic programming

inferred← citeshttps://doi.org/10.1016/0743-1066(85)90004-4openalex-snapshot

Some global optimizations for a PROLOG compiler

inferred← citeshttps://doi.org/10.1016/0743-1066(89)90035-6openalex-snapshot

A high-performance low risc machine for logic programming

inferred← citeshttps://doi.org/10.1016/0743-1066(91)90004-9openalex-snapshot

Enhancing unification in PROLOG through clause indexing

inferred← citeshttps://doi.org/10.1016/0743-1066(94)90031-0openalex-snapshot

1983–1993: The wonder years of sequential Prolog implementation

inferred← citeshttps://doi.org/10.1016/0950-5849(90)90129-fopenalex-snapshot

Introduction to Prolog computation model and its implementation

inferred← citeshttps://doi.org/10.1016/b978-0-934613-67-5.50018-6openalex-snapshot

Symbolic Computing Architectures

inferred← citeshttps://doi.org/10.1016/s0747-7171(08)80151-4openalex-snapshot

A methodology for detecting shared variable dependencies in logic programs

inferred← citeshttps://doi.org/10.1016/s0747-7171(85)80033-xopenalex-snapshot

A bibliography on parallel inference machines

inferred← citeshttps://doi.org/10.1017/s0269888900004744openalex-snapshot

Parallelism in knowledge-based machines

inferred← citeshttps://doi.org/10.1023/a:1008211321698openalex-snapshot

Design and Simulation of the Aquarius-II Multiprocessor

inferred← citeshttps://doi.org/10.1049/ip-e.1991.0041openalex-snapshot

SWIFT: stack-based microprocessor for LISP and PROLOG

inferred← citeshttps://doi.org/10.1080/03772063.1988.11436726openalex-snapshot

An Overview of Current Sequential Inference Machine Projects

inferred← citeshttps://doi.org/10.1109/12.312115openalex-snapshot

A highly OR-parallel inference machine (Multi-ASCA) and its performance evaluation: an architecture and its load balancing algorithms

inferred← citeshttps://doi.org/10.1109/12.8703openalex-snapshot

High-speed CAM-based architecture for a Prolog machine (ASCA)

inferred← citeshttps://doi.org/10.1109/21.35332openalex-snapshot

A survey on the design of multiprocessing systems for artificial intelligence applications

inferred← citeshttps://doi.org/10.1109/easic.1990.207928openalex-snapshot

Pegasus-an ASIC implementation of high-performance PROLOG processor

inferred← citeshttps://doi.org/10.1109/ftdcs.1988.26722openalex-snapshot

A virtual inference scheme for distributed logic inference

inferred← citeshttps://doi.org/10.1109/hicss.1989.47179openalex-snapshot

Tailoring functional units and memory in a high performance Prolog architecture

inferred← citeshttps://doi.org/10.1109/icse.1992.753505openalex-snapshot

Concepts and implementation of a rule-based process engine/sup +/

inferred← citeshttps://doi.org/10.1109/icsi.1990.138723openalex-snapshot

System integration of the VLSI-PLM chip

inferred← citeshttps://doi.org/10.1109/isca.1989.714554openalex-snapshot

A High Performance Prolog Processor With Multiple Function Units

inferred← citeshttps://doi.org/10.1109/isca.1989.714555openalex-snapshot

Evaluation Of Memory System For Integrated Prolog Processor IPP

inferred← citeshttps://doi.org/10.1109/ms.1985.231026openalex-snapshot

Special Feature A Qualitative Assessment of Parallelism in Expert Systems

inferred← citeshttps://doi.org/10.1109/pacrim.1991.160830openalex-snapshot

An efficient OR-parallel processing scheme of PROLOG: hierarchical pincers attack search

inferred← citeshttps://doi.org/10.1109/tai.1989.65317openalex-snapshot

Twin register architecture for an AI processor

inferred← citeshttps://doi.org/10.1109/tai.1989.65363openalex-snapshot

A pipelined architecture for logic programming with a complex but single-cycle instruction set

inferred← citeshttps://doi.org/10.1109/tai.1989.65382openalex-snapshot

Abstract machine LORAP II and experiments in process grain size determination for parallel execution of logic programs

inferred← citeshttps://doi.org/10.1109/tcad.1987.1270277openalex-snapshot

An Integrated Logic Design Environment Based on Behavioral Description

inferred← citeshttps://doi.org/10.1109/tencon.1993.319926openalex-snapshot

Design and simulation of the LOW RISC II/sub R/

inferred← citeshttps://doi.org/10.1145/143062.143126openalex-snapshot

Concepts and implementation of a rule-based process engine

inferred← citeshttps://doi.org/10.1145/15715.15718openalex-snapshot

Survey on special purpose computer architectures for AI

inferred← citeshttps://doi.org/10.1145/16356.16359openalex-snapshot

Microprogram control of a Prolog machine

inferred← citeshttps://doi.org/10.1145/25372.25377openalex-snapshot

Designing a high performance parallel logic programming system

inferred← citeshttps://doi.org/10.1145/25372.25378openalex-snapshot

Coming to grips with a RISC: a report of the progress of the LOW RISC design group

inferred← citeshttps://doi.org/10.1145/25372.25379openalex-snapshot

Use of instruction set simulators to evaluate the LOW RISC

inferred← citeshttps://doi.org/10.1145/30350.30364openalex-snapshot

An experimental VLSI Prolog interpreter: preliminary measurements and results

inferred← citeshttps://doi.org/10.1145/317164.317169openalex-snapshot

Compiling the graphical functional language PROGRAPH

inferred← citeshttps://doi.org/10.1145/3191315.3191320openalex-snapshot

WAM for everyone: a virtual machine for logic programming

inferred← citeshttps://doi.org/10.1145/327070.327163openalex-snapshot

Design of a high-speed Prolog machine (HPM)

inferred← citeshttps://doi.org/10.1145/327070.327203openalex-snapshot

A hardware unification unit

inferred← citeshttps://doi.org/10.1145/36205.36196openalex-snapshot

RISCs vs. CISCs for Prolog: a case study

inferred← citeshttps://doi.org/10.1145/382286.382380openalex-snapshot

A static analysis of prolog programs

inferred← citeshttps://doi.org/10.1145/384281.808230openalex-snapshot

Sequential Prolog machine

inferred← citeshttps://doi.org/10.1145/384281.808231openalex-snapshot

Design decisions influencing the microarchitecture for a Prolog machine

inferred← citeshttps://doi.org/10.1145/55364.55396openalex-snapshot

A two-tier memory architecture for high-performance multiprocessor systems

inferred← citeshttps://doi.org/10.1145/74925.74948openalex-snapshot

A high performance Prolog processor with multiple function units

inferred← citeshttps://doi.org/10.1145/74925.74949openalex-snapshot

Evaluation of memory system for integrated Prolog processor IPP

inferred← citeshttps://doi.org/10.1145/74926.74948openalex-snapshot

A high performance Prolog processor with multiple function units

inferred← citeshttps://doi.org/10.1145/960114.29663openalex-snapshot

Implementation of a high-speed Prolog interpreter

inferred← citeshttps://doi.org/10.15760/etd.6103openalex-snapshot

Exploiting and/or Parallelism in Prolog

inferred← citeshttps://doi.org/10.2307/414538openalex-snapshot

Prolog and natural language analysis . By Fernando C.N. Pereira and Stuart M. Shieber (CSLI Lecture Notes 10.) Stanford: Center for the Study of Language and Information, 1987. Pp. viii, 266.

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.