On the public citation graph
MSparc: A multithreaded sparc
0 signed · 38 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-60688-2openalex-snapshot
Algorithms, Concurrency and Knowledge
inferredcites →https://doi.org/10.1007/3-540-60688-2_46openalex-snapshot
An extended gradient model for NUMA multiprocessor systems
inferredcites →https://doi.org/10.1007/978-1-4615-2698-8_1openalex-snapshot
Multithreaded Architectures: Principles, Projects, and Issues
inferredcites →https://doi.org/10.1007/978-1-4615-3604-8_13openalex-snapshot
The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor
inferredcites →https://doi.org/10.1007/bfb0024735openalex-snapshot
A RISC approach to weak cache coherence
inferredcites →https://doi.org/10.1016/c2009-0-27618-5openalex-snapshot
Scalable Shared-Memory Multiprocessing
inferredcites →https://doi.org/10.1109/40.216748openalex-snapshot
Sparcle: an evolutionary processor design for large-scale multiprocessors
inferredcites →https://doi.org/10.1117/12.932535openalex-snapshot
Architecture And Applications Of The HEP Multiprocessor Computer System
inferredcites →https://doi.org/10.1145/139669.139729openalex-snapshot
Improved multithreading techniques for hiding communication latency in multiprocessors
inferredcites →https://doi.org/10.1145/146628.139729openalex-snapshot
Improved multithreading techniques for hiding communication latency in multiprocessors
inferredcites →https://doi.org/10.1145/325096.325132openalex-snapshot
The directory-based cache coherence protocol for the DASH multiprocessor
inferredcites →https://doi.org/10.1145/633625.52449openalex-snapshot
MASA: a multithreaded processor architecture for parallel symbolic computing
inferredcites →https://doi.org/10.1145/74925.74956openalex-snapshot
Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results
inferredcites →https://doi.org/10.1145/74926.74956openalex-snapshot
Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-642-16256-5_3openalex-snapshot
Chip-Size Evaluation of a Multithreaded Processor Enhanced with a PID Controller
inferred← citeshttps://doi.org/10.1007/978-3-642-19137-4_10openalex-snapshot
Analysis of Execution Efficiency in the Microthreaded Processor UTLEON3
inferred← citeshttps://doi.org/10.1007/bfb0024735openalex-snapshot
A RISC approach to weak cache coherence
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103610openalex-snapshot
Improving performance and determinism of multitasking systems on the LEON architecture
inferred← citeshttps://doi.org/10.1016/s0141-9331(02)00082-0openalex-snapshot
Real-time event-handling and scheduling on a multithreaded Java microcontroller
inferred← citeshttps://doi.org/10.1109/apdc.1997.574034openalex-snapshot
A multithreaded processor designed for distributed shared memory systems
inferred← citeshttps://doi.org/10.1109/dsd.2011.73openalex-snapshot
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
inferred← citeshttps://doi.org/10.1109/eurmic.1999.794476openalex-snapshot
Context-switching techniques for decoupled multithreaded processors
inferred← citeshttps://doi.org/10.1109/hsc.2001.924661openalex-snapshot
Generating mixed hardware/software systems from SDL specifications
inferred← citeshttps://doi.org/10.1109/iccd.2007.4601890openalex-snapshot
Cluster-level simultaneous multithreading for VLIW processors
inferred← citeshttps://doi.org/10.1109/icpp.2009.48openalex-snapshot
Thread Merging Schemes for Multithreaded Clustered VLIW Processors
inferred← citeshttps://doi.org/10.1109/ipdps.2010.5470351openalex-snapshot
A low cost split-issue technique to improve performance of SMT clustered VLIW processors
inferred← citeshttps://doi.org/10.1109/iwrsp.1998.676694openalex-snapshot
HW/SW cosynthesis using statecharts and symbolic timing diagrams
inferred← citeshttps://doi.org/10.1109/rtcsa.2000.896384openalex-snapshot
Real-time scheduling on multithreaded processors
inferred← citeshttps://doi.org/10.1109/tc.2009.96openalex-snapshot
CSMT: Simultaneous Multithreading for Clustered VLIW Processors
inferred← citeshttps://doi.org/10.1145/371636.371699openalex-snapshot
Generating mixing hardware/software systems from SDL specifications
inferred← citeshttps://doi.org/10.1145/641865.641867openalex-snapshot
A survey of processors with explicit multithreading
inferred← citeshttps://doi.org/10.12694/scpe.v1i1.66openalex-snapshot
Asynchrony in parallel computing: from dataflow to multithreading
inferred← citeshttps://doi.org/10.1524/itit.2000.42.2.40openalex-snapshot
Wolfgang Rosenstiel, Universität Tübingen
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95098openalex-snapshot
Improving multithreading performance for clustered VLIW architectures.
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.