On the public citation graph

Performance Evaluation of FIR Filter After Implementation on Different FPGA and SOC and Its Utilization in Communication and Network

https://doi.org/10.1007/s11277-016-3898-0
0 signed · 44 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/s11277-007-9417-6openalex-snapshot
MPOE Based Prefiltering and MRT Beamforming with Matched Filter Receiver for DS-CDMA Systems
inferredcites →https://doi.org/10.1007/s11277-014-1725-zopenalex-snapshot
Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA
inferredcites →https://doi.org/10.1007/s11277-015-2388-0openalex-snapshot
Using Coevolutionary Genetic Algorithms for Estimation of Blind FIR Channel
inferredcites →https://doi.org/10.1007/s11277-015-2753-zopenalex-snapshot
IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA
inferredcites →https://doi.org/10.1007/s11277-015-2801-8openalex-snapshot
CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA
inferredcites →https://doi.org/10.1007/s11277-016-3410-xopenalex-snapshot
A New Method for Continuous Wave Interference Mitigation in Single-Frequency GPS Receivers
inferredcites →https://doi.org/10.1023/a:1008838213239openalex-snapshot
A Blind Adaptive QR-Based Lattice Multi-Channel Filter for Cellular Base-Station TDMA Transceivers with Antenna Arrays
inferredcites →https://doi.org/10.1109/icc.1997.605178openalex-snapshot
A blind adaptive QR-based lattice multi-channel filter for cellular base-station TDMA transceivers with antenna arrays
inferredcites →https://doi.org/10.1109/icumt.2014.7002085openalex-snapshot
I/O standard based thermal/energy efficient green communication for Wi-Fi protected access on FPGA
inferredcites →https://doi.org/10.4172/0976-4860openalex-snapshot
International Journal of Advancements in Technology

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4528617openalex-extracted
inferred← citeshttps://doi.org/10.1007/s11265-022-01762-7openalex-snapshot
Low Area High-speed Hardware Implementation of Fast FIR Algorithm for Intelligent Signal Processing application in Complex Industrial Systems
inferred← citeshttps://doi.org/10.1007/s11277-018-5717-2openalex-snapshot
Scaling of Output Load in Energy Efficient FIR Filter for Green Communication on Ultra-Scale FPGA
inferred← citeshttps://doi.org/10.1016/j.inoche.2024.112047openalex-snapshot
Effects of cerium oxide on the activity of Fe-Ni/Al2O3 catalyst in the decomposition of methane
inferred← citeshttps://doi.org/10.1016/j.measurement.2019.02.083openalex-snapshot
Experimental setup of stretchable arid dry pad sensors for the signal acquisition fir filter design using Vedic approach
inferred← citeshttps://doi.org/10.1088/1742-6596/1626/1/012143openalex-snapshot
Optimized Design of FIR Filter Based On FPGA
inferred← citeshttps://doi.org/10.1108/wje-08-2020-0397openalex-snapshot
Environment-friendly FSM design on ultra-scale architecture: energy-efficient green computing approach
inferred← citeshttps://doi.org/10.1109/cicn49253.2020.9242595openalex-snapshot
Sub Threshold Conduction and the Possible Approach Towards Low Power Design using Bootstrapping Technique: A Prototype Design
inferred← citeshttps://doi.org/10.1109/cicn67655.2025.11368073openalex-snapshot
Performance Enhancement of VLSI Testing Using Machine Learning
inferred← citeshttps://doi.org/10.1109/cnc68716.2025.11484588openalex-snapshot
Architectural Optimization of a VLSI SPED Sensor For Real Time Image Processing
inferred← citeshttps://doi.org/10.1109/csnt.2018.8820287openalex-snapshot
Effect of Different Nano Meter Technology Based FPGA on Energy Efficient UART Design
inferred← citeshttps://doi.org/10.1109/csnt51715.2021.9509600openalex-snapshot
Energy-Efficient Design of RAM and Its Implementation on FPGA
inferred← citeshttps://doi.org/10.1109/csnt54456.2022.9787615openalex-snapshot
Implementation of FIR Adaptive Filter with FPGA
inferred← citeshttps://doi.org/10.1109/icoac.2017.8441192openalex-snapshot
LVCMOS based Green Data Flip Flop Design on FPGA
inferred← citeshttps://doi.org/10.1109/ictai53825.2021.9673435openalex-snapshot
A Design of Power-Efficient AES Algorithm on Artix-7 FPGA for Green Communication
inferred← citeshttps://doi.org/10.1109/ispcc.2017.8269682openalex-snapshot
Frequency scaling based energy efficient bengali unicode reader design for 28 nm and 40nm FPGA
inferred← citeshttps://doi.org/10.1109/ispcc.2017.8269717openalex-snapshot
Implementation of energy efficient FIR Gaussian filter on FPGA
inferred← citeshttps://doi.org/10.1109/tvlsi.2021.3058162openalex-snapshot
Arnold: An eFPGA-Augmented RISC-V SoC for Flexible and Low-Power IoT End Nodes
inferred← citeshttps://doi.org/10.1109/wecon.2018.8782051openalex-snapshot
Power Efficient Arithmetic and Logical Unit Design on FPGA
inferred← citeshttps://doi.org/10.1155/2021/4655400openalex-snapshot
VLSI Implementation of Green Computing Control Unit on Zynq FPGA for Green Communication
inferred← citeshttps://doi.org/10.17485/ijst/2017/v10i22/113510openalex-snapshot
Energy Efficient ARABIC Unicode Reader Design on FPGA
inferred← citeshttps://doi.org/10.17485/ijst/2017/v10i29/117323openalex-snapshot
Framework for Smart E-health Monitoring System
inferred← citeshttps://doi.org/10.17485/ijst/2017/v10i29/117370openalex-snapshot
Power Efficient Telugu Unicode Reader Design on FPGA
inferred← citeshttps://doi.org/10.17993/3ctecno.2019.specialissue2.36-49openalex-snapshot
Energy Efficient and High–Performance FIR Filter Design on Spartan–6 FPGA
inferred← citeshttps://doi.org/10.21058/gjecs.2017.21002openalex-snapshot
Low Power Design of Video PHY Controller (2.0) for HDMI Protocol Using Unidirectional High Performance IO Standard
inferred← citeshttps://doi.org/10.21058/gjecs.2017.21003openalex-snapshot
Performance Analysis of Video PHY Controller Using Unidirection and Bidirectional IO Standard via 7 Series FPGA
inferred← citeshttps://doi.org/10.21058/gjecs.2017.21004openalex-snapshot
Power Efficient Design of DisplayPort (7.0) Using Low-voltage differential signaling IO Standard Via UltraScale Field Programming Gate Arrays
inferred← citeshttps://doi.org/10.2174/0122103279273418231212053836openalex-snapshot
Design of a Power Efficient Model of PWM Generator for Green Communication using High Performance FPGAs
inferred← citeshttps://doi.org/10.24425/ijet.2024.149528openalex-snapshot
IR detection module with integrated real-time FIR filter implemented in FPGA
inferred← citeshttps://doi.org/10.29037/ajstd.401openalex-snapshot
Thermal Efficient Design of Distributed MemorGenerator for Dual-port RAM Using Unidirectional High-performance IO Standard
inferred← citeshttps://doi.org/10.30534/ijatcse/2021/791022021openalex-snapshot
DESIGN OF FIR FILTER ALGORITHM FOR NOISE REMOVAL IN ECG SIGNAL USING OPEN CORE SoC
inferred← citeshttps://doi.org/10.3233/jifs-237475openalex-snapshot
RETRACTED: DILTS: Dragonfly-inspired lazy task scheduling algorithm for efficient energy consumption control in IoT applications
inferred← citeshttps://doi.org/10.3390/app16062777openalex-snapshot
Design Space Exploration on Blind Equalization Algorithms: Numerical Representation Analysis for SoC-FPGA
inferred← citeshttps://doi.org/10.35940/ijeat.b2339.129219openalex-snapshot
Frequency Scaling Based Power Efficient Current Source Design on FPGA
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.